1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-25 12:12:47 +01:00
llvm-mirror/lib/Target/MSP430
Guillaume Chatelet 177d202096 [Alignment][NFC] Migrate AArch64, ARM, Hexagon, MSP and NVPTX backends to Align
This patch is part of a series to introduce an Alignment type.
See this thread for context: http://lists.llvm.org/pipermail/llvm-dev/2019-July/133851.html
See this patch for the introduction of the type: https://reviews.llvm.org/D64790

Differential Revision: https://reviews.llvm.org/D82749
2020-06-30 07:56:17 +00:00
..
AsmParser [MSP430] Update register names 2020-06-26 15:32:07 +03:00
Disassembler [MSP430] Update register names 2020-06-26 15:32:07 +03:00
MCTargetDesc [MSP430] Enable some basic support for debug information 2020-06-22 13:14:07 +03:00
TargetInfo CMake: Make most target symbols hidden by default 2020-01-14 19:46:52 -08:00
CMakeLists.txt
LLVMBuild.txt
MSP430.h [MSP430] Remove unused forward declarations. NFC. 2020-04-23 15:02:17 +01:00
MSP430.td
MSP430AsmPrinter.cpp [MC] De-capitalize another set of MCStreamer::Emit* functions 2020-02-14 19:26:52 -08:00
MSP430BranchSelector.cpp Prune a LegacyDivergenceAnalysis and MachineLoopInfo include each 2019-10-19 01:31:09 +00:00
MSP430CallingConv.td
MSP430FrameLowering.cpp [MSP430] Update register names 2020-06-26 15:32:07 +03:00
MSP430FrameLowering.h ArrayRef'ize restoreCalleeSavedRegisters. NFCI. 2020-02-29 09:50:23 +01:00
MSP430InstrFormats.td
MSP430InstrInfo.cpp [TII] remove overrides of isUnpredicatedTerminator 2020-04-28 08:47:28 -07:00
MSP430InstrInfo.h [TII] remove overrides of isUnpredicatedTerminator 2020-04-28 08:47:28 -07:00
MSP430InstrInfo.td
MSP430ISelDAGToDAG.cpp [Alignment][NFC] Migrate AArch64, ARM, Hexagon, MSP and NVPTX backends to Align 2020-06-30 07:56:17 +00:00
MSP430ISelLowering.cpp [MSP430] Update register names 2020-06-26 15:32:07 +03:00
MSP430ISelLowering.h [TargetLowering][DAGCombine][MSP430] Shift Amount Threshold in DAGCombine (4) 2019-11-13 09:23:08 +01:00
MSP430MachineFunctionInfo.cpp
MSP430MachineFunctionInfo.h CodeGen: Use Register 2020-05-19 17:56:55 -04:00
MSP430MCInstLower.cpp
MSP430MCInstLower.h [MSP430] Remove unused forward declarations. NFC. 2020-04-23 15:02:17 +01:00
MSP430RegisterInfo.cpp [MSP430] Update register names 2020-06-26 15:32:07 +03:00
MSP430RegisterInfo.h CodeGen: Introduce a class for registers 2019-06-24 15:50:29 +00:00
MSP430RegisterInfo.td [MSP430] Update register names 2020-06-26 15:32:07 +03:00
MSP430Subtarget.cpp Make llvm::StringRef to std::string conversions explicit. 2020-01-28 23:25:25 +01:00
MSP430Subtarget.h MSP430 - fix uninitialized variable warnings. NFCI. 2019-11-14 14:21:16 +00:00
MSP430TargetMachine.cpp Make llvm::StringRef to std::string conversions explicit. 2020-01-28 23:25:25 +01:00
MSP430TargetMachine.h
README.txt

//===---------------------------------------------------------------------===//
// MSP430 backend.
//===---------------------------------------------------------------------===//

DISCLAIMER: This backend should be considered as highly experimental. I never
seen nor worked with this MCU, all information was gathered from datasheet
only. The original intention of making this backend was to write documentation
of form "How to write backend for dummies" :) Thes notes hopefully will be
available pretty soon.

Some things are incomplete / not implemented yet (this list surely is not
complete as well):

1. Verify, how stuff is handling implicit zext with 8 bit operands (this might
be modelled currently in improper way - should we need to mark the superreg as
def for every 8 bit instruction?).

2. Libcalls: multiplication, division, remainder. Note, that calling convention
for libcalls is incomptible with calling convention of libcalls of msp430-gcc
(these cannot be used though due to license restriction).

3. Implement multiplication / division by constant (dag combiner hook?).

4. Implement non-constant shifts.

5. Implement varargs stuff.

6. Verify and fix (if needed) how's stuff playing with i32 / i64.

7. Implement floating point stuff (softfp?)

8. Implement instruction encoding for (possible) direct code emission in the
future.

9. Since almost all instructions set flags - implement brcond / select in better
way (currently they emit explicit comparison).

10. Handle imm in comparisons in better way (see comment in MSP430InstrInfo.td)

11. Implement hooks for better memory op folding, etc.