1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-22 20:43:44 +02:00
llvm-mirror/test/CodeGen/AArch64/overlapping-copy-bundle.mir
Justin Bogner b10d38fe26 Re-apply "[VirtRegRewriter] Avoid clobbering registers when expanding copy bundles"
This is r334750 (which was reverted in r334754) with a fix for an
uninitialized variable that was caught by msan.

Original commit message:
> If a copy bundle happens to involve overlapping registers, we can end
> up with emitting the copies in an order that ends up clobbering some
> of the subregisters. Since instructions in the copy bundle
> semantically happen at the same time, this is incorrect and we need to
> make sure we order the copies such that this doesn't happen.

llvm-svn: 334756
2018-06-14 19:24:03 +00:00

81 lines
2.0 KiB
YAML

# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple=aarch64-apple-ios -run-pass=greedy -run-pass=virtregrewriter %s -o - | FileCheck %s
---
name: func0
body: |
bb.0:
; Make sure we don't clobber q3 when we expand the bundle
; CHECK-LABEL: name: func0
; CHECK: $x0 = IMPLICIT_DEF
; CHECK: $q0_q1_q2_q3 = IMPLICIT_DEF
; CHECK: $q4 = COPY $q3
; CHECK: $q1_q2_q3 = COPY $q0_q1_q2
; CHECK: ST4i64 $q1_q2_q3_q4, 0, $x0
$x0 = IMPLICIT_DEF
$q0_q1_q2_q3 = IMPLICIT_DEF
$q1_q2_q3 = COPY $q0_q1_q2 {
$q4 = COPY $q3
}
ST4i64 $q1_q2_q3_q4, 0, $x0
...
---
name: func1
body: |
bb.0:
; If it was already ordered, make sure we don't break it
; CHECK-LABEL: name: func1
; CHECK: $x0 = IMPLICIT_DEF
; CHECK: $q0_q1_q2_q3 = IMPLICIT_DEF
; CHECK: $q4 = COPY $q3
; CHECK: $q1_q2_q3 = COPY $q0_q1_q2
; CHECK: ST4i64 $q1_q2_q3_q4, 0, $x0
$x0 = IMPLICIT_DEF
$q0_q1_q2_q3 = IMPLICIT_DEF
$q4 = COPY $q3 {
$q1_q2_q3 = COPY $q0_q1_q2
}
ST4i64 $q1_q2_q3_q4, 0, $x0
...
---
name: func2
body: |
bb.0:
; A bit less realistic, but check that we handle multiple nodes
; CHECK-LABEL: name: func2
; CHECK: $x0 = IMPLICIT_DEF
; CHECK: $q0_q1_q2_q3 = IMPLICIT_DEF
; CHECK: $q3 = COPY $q2
; CHECK: $q4 = COPY $q1
; CHECK: $q1_q2 = COPY $q0_q1
; CHECK: ST4i64 $q1_q2_q3_q4, 0, $x0
$x0 = IMPLICIT_DEF
$q0_q1_q2_q3 = IMPLICIT_DEF
$q1_q2 = COPY $q0_q1 {
$q3 = COPY $q2
$q4 = COPY $q1
}
ST4i64 $q1_q2_q3_q4, 0, $x0
...
---
name: func3
body: |
bb.0:
; If there was nothing wrong, don't change the order for no reason
; CHECK-LABEL: name: func3
; CHECK: $x0 = IMPLICIT_DEF
; CHECK: $q1_q2_q3_q4 = IMPLICIT_DEF
; CHECK: $q0_q1 = COPY $q1_q2
; CHECK: $q2_q3 = COPY $q3_q4
; CHECK: ST4i64 $q0_q1_q2_q3, 0, $x0
$x0 = IMPLICIT_DEF
$q1_q2_q3_q4 = IMPLICIT_DEF
$q0_q1 = COPY $q1_q2 {
$q2_q3 = COPY $q3_q4
}
ST4i64 $q0_q1_q2_q3, 0, $x0
...