1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 11:13:28 +01:00
llvm-mirror/test/MC/AVR/inst-jmp.s
Ayke van Laethem a147209ed5 [AVR] Implement disassembly of 32-bit instructions
This needed two fixes:

  * 32-bit instructions were read in the wrong order. The machine code
    swaps the two 16-bit instruction words, which wasn't undone when
    decoding instructions.
  * Jump and call instructions don't encode the lowest address bit,
    which is always zero. Therefore, the address needed to be shifted by
    one to fix that.

Differential Revision: https://reviews.llvm.org/D81961
2020-06-18 11:26:58 +02:00

40 lines
1.3 KiB
ArmAsm

; RUN: llvm-mc -triple avr -mattr=jmpcall -show-encoding < %s | FileCheck %s
; RUN: llvm-mc -filetype=obj -triple avr -mattr=jmpcall < %s | llvm-objdump -dr --mattr=jmpcall - | FileCheck -check-prefix=CHECK-INST %s
foo:
jmp 200
jmp -12
jmp 80
jmp 0
jmp foo+1
jmp 0x03fffe ; Inst{16-0} or k{16-0}
jmp 0x7c0000 ; Inst{24-20} or k{21-17}
jmp 0x7ffffe ; all bits set
; CHECK: jmp 200 ; encoding: [0x0c,0x94,0x64,0x00]
; CHECK: jmp -12 ; encoding: [0xfd,0x95,0xfa,0xff]
; CHECK: jmp 80 ; encoding: [0x0c,0x94,0x28,0x00]
; CHECK: jmp 0 ; encoding: [0x0c,0x94,0x00,0x00]
; CHECK: jmp foo+1 ; encoding: [0x0c'A',0x94'A',0b00AAAAAA,0x00]
; CHECK: ; fixup A - offset: 0, value: foo+1, kind: fixup_call
; CHECK: jmp 262142 ; encoding: [0x0d,0x94,0xff,0xff]
; CHECK: jmp 8126464 ; encoding: [0xfc,0x95,0x00,0x00]
; CHECK: jmp 8388606 ; encoding: [0xfd,0x95,0xff,0xff]
; CHECK-INST: jmp 200
; CHECK-INST: jmp 8388596
; CHECK-INST: jmp 80
; CHECK-INST: jmp 0
; CHECK-INST: jmp 0
; CHECK-INST: R_AVR_CALL .text+0x1
; CHECK-INST: jmp 262142
; CHECK-INST: jmp 8126464
; CHECK-INST: jmp 8388606