mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-19 02:52:53 +02:00
9bbf3a5aeb
Flag -show-encoding enables the printing of instruction encodings as part of the the instruction info view. Example (with flags -mtriple=x86_64-- -mcpu=btver2): Instruction Info: [1]: #uOps [2]: Latency [3]: RThroughput [4]: MayLoad [5]: MayStore [6]: HasSideEffects (U) [7]: Encoding Size [1] [2] [3] [4] [5] [6] [7] Encodings: Instructions: 1 2 1.00 4 c5 f0 59 d0 vmulps %xmm0, %xmm1, %xmm2 1 4 1.00 4 c5 eb 7c da vhaddps %xmm2, %xmm2, %xmm3 1 4 1.00 4 c5 e3 7c e3 vhaddps %xmm3, %xmm3, %xmm4 In this example, column Encoding Size is the size in bytes of the instruction encoding. Column Encodings reports the actual instruction encodings as byte sequences in hex (objdump style). The computation of encodings is done by a utility class named mca::CodeEmitter. In future, I plan to expose the CodeEmitter to the instruction builder, so that information about instruction encoding sizes can be used by the simulator. That would be a first step towards simulating the throughput from the decoders in the hardware frontend. Differential Revision: https://reviews.llvm.org/D65948 llvm-svn: 368432
26 lines
591 B
CMake
26 lines
591 B
CMake
add_llvm_library(LLVMMCA
|
|
CodeEmitter.cpp
|
|
Context.cpp
|
|
HWEventListener.cpp
|
|
HardwareUnits/HardwareUnit.cpp
|
|
HardwareUnits/LSUnit.cpp
|
|
HardwareUnits/RegisterFile.cpp
|
|
HardwareUnits/ResourceManager.cpp
|
|
HardwareUnits/RetireControlUnit.cpp
|
|
HardwareUnits/Scheduler.cpp
|
|
InstrBuilder.cpp
|
|
Instruction.cpp
|
|
Pipeline.cpp
|
|
Stages/DispatchStage.cpp
|
|
Stages/EntryStage.cpp
|
|
Stages/ExecuteStage.cpp
|
|
Stages/InstructionTables.cpp
|
|
Stages/MicroOpQueueStage.cpp
|
|
Stages/RetireStage.cpp
|
|
Stages/Stage.cpp
|
|
Support.cpp
|
|
|
|
ADDITIONAL_HEADER_DIRS
|
|
${LLVM_MAIN_INCLUDE_DIR}/llvm/MCA
|
|
)
|