mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 03:02:36 +01:00
81a28f0089
This is a set of instructions that take just a single register as an operand, with no immediates. Because all instructions share the same format, I haven't added exhaustive bit testing to all instructions but just to the inc instruction. Differential Revision: https://reviews.llvm.org/D81968
21 lines
526 B
ArmAsm
21 lines
526 B
ArmAsm
; RUN: llvm-mc -triple avr -show-encoding < %s | FileCheck %s
|
|
; RUN: llvm-mc -filetype=obj -triple avr < %s | llvm-objdump -d - | FileCheck -check-prefix=CHECK-INST %s
|
|
|
|
|
|
foo:
|
|
|
|
asr r31
|
|
asr r25
|
|
asr r5
|
|
asr r0
|
|
|
|
; CHECK: asr r31 ; encoding: [0xf5,0x95]
|
|
; CHECK: asr r25 ; encoding: [0x95,0x95]
|
|
; CHECK: asr r5 ; encoding: [0x55,0x94]
|
|
; CHECK: asr r0 ; encoding: [0x05,0x94]
|
|
|
|
; CHECK-INST: asr r31
|
|
; CHECK-INST: asr r25
|
|
; CHECK-INST: asr r5
|
|
; CHECK-INST: asr r0
|