mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-26 04:32:44 +01:00
ae65e281f3
to reflect the new license. We understand that people may be surprised that we're moving the header entirely to discuss the new license. We checked this carefully with the Foundation's lawyer and we believe this is the correct approach. Essentially, all code in the project is now made available by the LLVM project under our new license, so you will see that the license headers include that license only. Some of our contributors have contributed code under our old license, and accordingly, we have retained a copy of our old license notice in the top-level files in each project and repository. llvm-svn: 351636
54 lines
1.8 KiB
C++
54 lines
1.8 KiB
C++
//===- MipsMCInstLower.h - Lower MachineInstr to MCInst --------*- C++ -*--===//
|
|
//
|
|
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
// See https://llvm.org/LICENSE.txt for license information.
|
|
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_LIB_TARGET_MIPS_MIPSMCINSTLOWER_H
|
|
#define LLVM_LIB_TARGET_MIPS_MIPSMCINSTLOWER_H
|
|
|
|
#include "MCTargetDesc/MipsMCExpr.h"
|
|
#include "llvm/CodeGen/MachineOperand.h"
|
|
#include "llvm/Support/Compiler.h"
|
|
|
|
namespace llvm {
|
|
|
|
class MachineBasicBlock;
|
|
class MachineInstr;
|
|
class MCContext;
|
|
class MCInst;
|
|
class MCOperand;
|
|
class MipsAsmPrinter;
|
|
|
|
/// MipsMCInstLower - This class is used to lower an MachineInstr into an
|
|
/// MCInst.
|
|
class LLVM_LIBRARY_VISIBILITY MipsMCInstLower {
|
|
using MachineOperandType = MachineOperand::MachineOperandType;
|
|
|
|
MCContext *Ctx;
|
|
MipsAsmPrinter &AsmPrinter;
|
|
|
|
public:
|
|
MipsMCInstLower(MipsAsmPrinter &asmprinter);
|
|
|
|
void Initialize(MCContext *C);
|
|
void Lower(const MachineInstr *MI, MCInst &OutMI) const;
|
|
MCOperand LowerOperand(const MachineOperand& MO, unsigned offset = 0) const;
|
|
|
|
private:
|
|
MCOperand LowerSymbolOperand(const MachineOperand &MO,
|
|
MachineOperandType MOTy, unsigned Offset) const;
|
|
MCOperand createSub(MachineBasicBlock *BB1, MachineBasicBlock *BB2,
|
|
MipsMCExpr::MipsExprKind Kind) const;
|
|
void lowerLongBranchLUi(const MachineInstr *MI, MCInst &OutMI) const;
|
|
void lowerLongBranchADDiu(const MachineInstr *MI, MCInst &OutMI,
|
|
int Opcode) const;
|
|
bool lowerLongBranch(const MachineInstr *MI, MCInst &OutMI) const;
|
|
};
|
|
|
|
} // end namespace llvm
|
|
|
|
#endif // LLVM_LIB_TARGET_MIPS_MIPSMCINSTLOWER_H
|