| .. |
|
AsmParser
|
AMDGPU/SI: Add 64-bit versions of v_nop and v_clrexcp
|
2015-10-06 15:57:53 +00:00 |
|
InstPrinter
|
Untabify.
|
2015-09-22 11:15:07 +00:00 |
|
MCTargetDesc
|
AMDGPU/SI: Use .hsatext section instead of .text for HSA
|
2015-09-25 21:41:28 +00:00 |
|
TargetInfo
|
|
|
|
Utils
|
AMDGPU/SI: Use .hsatext section instead of .text for HSA
|
2015-09-25 21:41:28 +00:00 |
|
AMDGPU.h
|
AMDGPU: Add pass to lower OpenCL image and sampler arguments.
|
2015-08-07 23:19:30 +00:00 |
|
AMDGPU.td
|
AMDPGU/SI: Use AssertZext node to mask high bit for scratch offsets
|
2015-07-16 19:40:07 +00:00 |
|
AMDGPUAlwaysInlinePass.cpp
|
AMDGPU: Minor cleanups to always inline pass
|
2015-07-13 19:08:36 +00:00 |
|
AMDGPUAsmPrinter.cpp
|
AMDGPU: Merge if and switch
|
2015-10-01 21:51:59 +00:00 |
|
AMDGPUAsmPrinter.h
|
AMDGPU/SI: Emit amd_kernel_code_t in EmitFunctionBodyStart()
|
2015-06-26 21:14:58 +00:00 |
|
AMDGPUCallingConv.td
|
|
|
|
AMDGPUFrameLowering.cpp
|
Remove redundant TargetFrameLowering::getFrameIndexOffset virtual
|
2015-08-15 02:32:35 +00:00 |
|
AMDGPUFrameLowering.h
|
Remove redundant TargetFrameLowering::getFrameIndexOffset virtual
|
2015-08-15 02:32:35 +00:00 |
|
AMDGPUHSATargetObjectFile.cpp
|
AMDGPU/SI: Use .hsatext section instead of .text for HSA
|
2015-09-25 21:41:28 +00:00 |
|
AMDGPUHSATargetObjectFile.h
|
AMDGPU: address -Winconsistent-missing-override
|
2015-09-26 04:34:52 +00:00 |
|
AMDGPUInstrInfo.cpp
|
Make a bunch of static arrays const.
|
2015-10-18 05:15:34 +00:00 |
|
AMDGPUInstrInfo.h
|
AMDGPU: Make getNamedOperandIdx declaration readonly
|
2015-09-25 18:09:15 +00:00 |
|
AMDGPUInstrInfo.td
|
|
|
|
AMDGPUInstructions.td
|
|
|
|
AMDGPUIntrinsicInfo.cpp
|
|
|
|
AMDGPUIntrinsicInfo.h
|
|
|
|
AMDGPUIntrinsics.td
|
|
|
|
AMDGPUISelDAGToDAG.cpp
|
AMDGPU: Handle i64->v2i32 loads/stores in PreprocessISelDAG
|
2015-09-25 17:27:08 +00:00 |
|
AMDGPUISelLowering.cpp
|
Don't pretend AMDGPU backend knows how to custom-lower UDIVREM for vector types; it can't
|
2015-10-15 09:18:47 +00:00 |
|
AMDGPUISelLowering.h
|
DAGCombiner: Combine extract_vector_elt from build_vector
|
2015-10-12 23:59:50 +00:00 |
|
AMDGPUMachineFunction.cpp
|
|
|
|
AMDGPUMachineFunction.h
|
Revert r240137 (Fixed/added namespace ending comments using clang-tidy. NFC)
|
2015-06-23 09:49:53 +00:00 |
|
AMDGPUMCInstLower.cpp
|
AMDGPU: Remove implicit ilist iterator conversions, NFC
|
2015-10-13 20:07:10 +00:00 |
|
AMDGPUMCInstLower.h
|
|
|
|
AMDGPUOpenCLImageTypeLoweringPass.cpp
|
AMDGPU/SI: Remove assert from AMDGPUOpenCLImageTypeLowering pass
|
2015-10-01 21:16:05 +00:00 |
|
AMDGPUPromoteAlloca.cpp
|
AMDGPU: Remove implicit ilist iterator conversions, NFC
|
2015-10-13 20:07:10 +00:00 |
|
AMDGPURegisterInfo.cpp
|
|
|
|
AMDGPURegisterInfo.h
|
AMDGPU: Remove dead code
|
2015-09-19 06:41:10 +00:00 |
|
AMDGPURegisterInfo.td
|
AMDGPU: Set SubRegIndex size and offset
|
2015-07-30 17:03:11 +00:00 |
|
AMDGPUSubtarget.cpp
|
Revert r247692: Replace Triple with a new TargetTuple in MCTargetDesc/* and related. NFC.
|
2015-09-15 16:17:27 +00:00 |
|
AMDGPUSubtarget.h
|
AMDPGU/SI: Use AssertZext node to mask high bit for scratch offsets
|
2015-07-16 19:40:07 +00:00 |
|
AMDGPUTargetMachine.cpp
|
AMDGPU: Register some more passes so -print-before works
|
2015-10-12 17:43:59 +00:00 |
|
AMDGPUTargetMachine.h
|
AMDGPU/SI: Use .hsatext section instead of .text for HSA
|
2015-09-25 21:41:28 +00:00 |
|
AMDGPUTargetTransformInfo.cpp
|
|
|
|
AMDGPUTargetTransformInfo.h
|
Make TargetTransformInfo keeping a reference to the Module DataLayout
|
2015-07-09 02:08:42 +00:00 |
|
AMDILCFGStructurizer.cpp
|
AMDGPU: Remove implicit ilist iterator conversions, NFC
|
2015-10-13 20:07:10 +00:00 |
|
AMDKernelCodeT.h
|
AMDGPU/SI: Update amd_kernel_code_t definition and add assembler support
|
2015-06-26 21:58:31 +00:00 |
|
CaymanInstructions.td
|
AMDGPU: Add MEM_RAT STORE_TYPED.
|
2015-10-01 17:51:34 +00:00 |
|
CIInstructions.td
|
AMDGPU: Add s_dcache_* instructions
|
2015-09-24 19:52:27 +00:00 |
|
CMakeLists.txt
|
AMDGPU/SI: Use .hsatext section instead of .text for HSA
|
2015-09-25 21:41:28 +00:00 |
|
EvergreenInstructions.td
|
AMDGPU: Add MEM_RAT STORE_TYPED.
|
2015-10-01 17:51:34 +00:00 |
|
LLVMBuild.txt
|
AMDGPU/SI: Add hsa code object directives
|
2015-06-26 21:15:07 +00:00 |
|
Makefile
|
AMDGPU/SI: Add hsa code object directives
|
2015-06-26 21:15:07 +00:00 |
|
Processors.td
|
AMDGPU/SI: Add Fiji support
|
2015-08-06 19:43:02 +00:00 |
|
R600ClauseMergePass.cpp
|
|
|
|
R600ControlFlowFinalizer.cpp
|
AMDGPU: Remove implicit ilist iterator conversions, NFC
|
2015-10-13 20:07:10 +00:00 |
|
R600Defines.h
|
Revert r240137 (Fixed/added namespace ending comments using clang-tidy. NFC)
|
2015-06-23 09:49:53 +00:00 |
|
R600EmitClauseMarkers.cpp
|
|
|
|
R600ExpandSpecialInstrs.cpp
|
|
|
|
R600InstrFormats.td
|
|
|
|
R600InstrInfo.cpp
|
Pass BranchProbability/BlockMass by value instead of const& as they are small. NFC.
|
2015-09-10 23:10:42 +00:00 |
|
R600InstrInfo.h
|
Pass BranchProbability/BlockMass by value instead of const& as they are small. NFC.
|
2015-09-10 23:10:42 +00:00 |
|
R600Instructions.td
|
Fix typos.
|
2015-09-12 01:17:08 +00:00 |
|
R600Intrinsics.td
|
|
|
|
R600ISelLowering.cpp
|
AMDGPU: Add MEM_RAT STORE_TYPED.
|
2015-10-01 17:51:34 +00:00 |
|
R600ISelLowering.h
|
Make TargetLowering::getPointerTy() taking DataLayout as an argument
|
2015-07-09 02:09:04 +00:00 |
|
R600MachineFunctionInfo.cpp
|
|
|
|
R600MachineFunctionInfo.h
|
Revert r240137 (Fixed/added namespace ending comments using clang-tidy. NFC)
|
2015-06-23 09:49:53 +00:00 |
|
R600MachineScheduler.cpp
|
|
|
|
R600MachineScheduler.h
|
|
|
|
R600OptimizeVectorRegisters.cpp
|
AMDGPU: Remove implicit ilist iterator conversions, NFC
|
2015-10-13 20:07:10 +00:00 |
|
R600Packetizer.cpp
|
AMDGPU: Remove implicit ilist iterator conversions, NFC
|
2015-10-13 20:07:10 +00:00 |
|
R600RegisterInfo.cpp
|
|
|
|
R600RegisterInfo.h
|
AMDGPU: Remove dead code
|
2015-09-19 06:41:10 +00:00 |
|
R600RegisterInfo.td
|
|
|
|
R600Schedule.td
|
|
|
|
R600TextureIntrinsicsReplacer.cpp
|
Revert r240137 (Fixed/added namespace ending comments using clang-tidy. NFC)
|
2015-06-23 09:49:53 +00:00 |
|
R700Instructions.td
|
|
|
|
SIAnnotateControlFlow.cpp
|
AMDGPU: Remove implicit ilist iterator conversions, NFC
|
2015-10-13 20:07:10 +00:00 |
|
SIDefines.h
|
AMDGPU/SI: Add 64-bit versions of v_nop and v_clrexcp
|
2015-10-06 15:57:53 +00:00 |
|
SIFixControlFlowLiveIntervals.cpp
|
AMDGPU: Remove unused includes
|
2015-09-25 00:28:43 +00:00 |
|
SIFixSGPRCopies.cpp
|
AMDGPU: Refactor isVGPRToSGPRCopy
|
2015-10-13 00:07:54 +00:00 |
|
SIFixSGPRLiveRanges.cpp
|
AMDGPU: Remove implicit ilist iterator conversions, NFC
|
2015-10-13 20:07:10 +00:00 |
|
SIFoldOperands.cpp
|
Improved the interface of methods commuting operands, improved X86-FMA3 mem-folding&coalescing.
|
2015-09-28 20:33:22 +00:00 |
|
SIInsertWaits.cpp
|
AMDGPU: Add MachineInstr overloads for instruction format tests
|
2015-10-20 04:35:43 +00:00 |
|
SIInstrFormats.td
|
AMDGPU/SI: Add 64-bit versions of v_nop and v_clrexcp
|
2015-10-06 15:57:53 +00:00 |
|
SIInstrInfo.cpp
|
AMDGPU: Add MachineInstr overloads for instruction format tests
|
2015-10-20 04:35:43 +00:00 |
|
SIInstrInfo.h
|
AMDGPU: Add MachineInstr overloads for instruction format tests
|
2015-10-20 04:35:43 +00:00 |
|
SIInstrInfo.td
|
AMDGPU: Add comment for VOP2b operand class
|
2015-10-07 01:36:00 +00:00 |
|
SIInstructions.td
|
AMDGPU: Fix missing implicit m0 uses on movrel instructions
|
2015-10-07 17:46:32 +00:00 |
|
SIIntrinsics.td
|
|
|
|
SIISelLowering.cpp
|
AMDGPU: Add MachineInstr overloads for instruction format tests
|
2015-10-20 04:35:43 +00:00 |
|
SIISelLowering.h
|
AMDGPU: Assume SMRD access for constant address space
|
2015-08-07 20:18:34 +00:00 |
|
SILoadStoreOptimizer.cpp
|
AMDGPU/SI: Fix read2 merging into a super register.
|
2015-07-14 17:57:36 +00:00 |
|
SILowerControlFlow.cpp
|
AMDGPU: Add MachineInstr overloads for instruction format tests
|
2015-10-20 04:35:43 +00:00 |
|
SILowerI1Copies.cpp
|
AMDGPU: Fix recomputing dominator tree unnecessarily
|
2015-09-25 17:21:28 +00:00 |
|
SIMachineFunctionInfo.cpp
|
MachineRegisterInfo: Remove UsedPhysReg infrastructure
|
2015-07-14 17:52:07 +00:00 |
|
SIMachineFunctionInfo.h
|
|
|
|
SIPrepareScratchRegs.cpp
|
AMDGPU: Add MachineInstr overloads for instruction format tests
|
2015-10-20 04:35:43 +00:00 |
|
SIRegisterInfo.cpp
|
AMDGPU: Stop reserving v[254:255]
|
2015-10-20 03:59:58 +00:00 |
|
SIRegisterInfo.h
|
AMDGPU/SI: Re-order PreloadedValue enum and number entries based on init order
|
2015-10-01 02:02:46 +00:00 |
|
SIRegisterInfo.td
|
AMDGPU: Set CopyCost of register classes
|
2015-09-26 04:09:34 +00:00 |
|
SISchedule.td
|
AMDGPU: Improve accuracy of instruction rates for VOPC
|
2015-09-25 16:58:25 +00:00 |
|
SIShrinkInstructions.cpp
|
AMDGPU: Add MachineInstr overloads for instruction format tests
|
2015-10-20 04:35:43 +00:00 |
|
SITypeRewriter.cpp
|
|
|
|
VIInstrFormats.td
|
|
|
|
VIInstructions.td
|
AMDGPU: Add s_dcache_* instructions
|
2015-09-24 19:52:27 +00:00 |
