mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 11:13:28 +01:00
43 lines
2.3 KiB
LLVM
43 lines
2.3 KiB
LLVM
; RUN: llc -march=amdgcn -mcpu=gfx908 -verify-machineinstrs < %s | FileCheck -enable-var-scope --check-prefixes=GCN %s
|
|
; RUN: llc -march=amdgcn -mcpu=gfx908 -mattr=-mfma-inline-literal-bug -verify-machineinstrs < %s | FileCheck -enable-var-scope --check-prefixes=GCN %s
|
|
; RUN: llc -march=amdgcn -mcpu=gfx90a -verify-machineinstrs < %s | FileCheck -enable-var-scope --check-prefixes=GCN,GFX90A %s
|
|
|
|
declare <16 x i32> @llvm.amdgcn.mfma.i32.32x32x8i8(i32, i32, <16 x i32>, i32, i32, i32)
|
|
declare <4 x i32> @llvm.amdgcn.mfma.i32.16x16x16i8(i32, i32, <4 x i32>, i32, i32, i32)
|
|
|
|
; GCN-LABEL: {{^}}test_mfma_i32_32x32x8i8:
|
|
; GCN-DAG: v_mov_b32_e32 [[TWO:v[0-9]+]], 2
|
|
; GCN-DAG: v_mov_b32_e32 [[ONE:v[0-9]+]], 1
|
|
; GCN: s_load_dwordx16
|
|
; GCN-COUNT-16: v_accvgpr_write_b32 a{{[0-9]+}}, v{{[0-9]+}}
|
|
; GCN: v_mfma_i32_32x32x8i8 a[{{[0-9]+:[0-9]+}}], [[ONE]], [[TWO]], a[{{[0-9]+:[0-9]+}}] cbsz:1 abid:2 blgp:3
|
|
; GFX908-COUNT-16: v_accvgpr_read_b32
|
|
; GFX908: global_store_dwordx4
|
|
; GFX90A-NOT: v_accvgpr_read_b32
|
|
; GFX90A-COUNT-4: global_store_dwordx4 v{{[0-9]+}}, a[{{[0-9:]+}}]
|
|
define amdgpu_kernel void @test_mfma_i32_32x32x8i8(<16 x i32> addrspace(1)* %arg) {
|
|
bb:
|
|
%in.1 = load <16 x i32>, <16 x i32> addrspace(1)* %arg
|
|
%mai.1 = tail call <16 x i32> @llvm.amdgcn.mfma.i32.32x32x8i8(i32 1, i32 2, <16 x i32> %in.1, i32 1, i32 2, i32 3)
|
|
store <16 x i32> %mai.1, <16 x i32> addrspace(1)* %arg
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}test_mfma_i32_16x16x16i8:
|
|
; GCN-DAG: v_mov_b32_e32 [[TWO:v[0-9]+]], 2
|
|
; GCN-DAG: v_mov_b32_e32 [[ONE:v[0-9]+]], 1
|
|
; GCN: s_load_dwordx4
|
|
; GCN-COUNT-4: v_accvgpr_write_b32 a{{[0-9]+}}, v{{[0-9]+}}
|
|
; GCN: v_mfma_i32_16x16x16i8 [[RES:a\[[0-9]+:[0-9]+\]]], [[ONE]], [[TWO]], a[{{[0-9]+:[0-9]+}}] cbsz:1 abid:2 blgp:3
|
|
; GFX908-COUNT-4: v_accvgpr_read_b32
|
|
; GFX908: global_store_dwordx4
|
|
; GFX90A-NOT: v_accvgpr_read_b32
|
|
; GFX90A: global_store_dwordx4 v{{[0-9]+}}, [[RES]]
|
|
define amdgpu_kernel void @test_mfma_i32_16x16x16i8(<4 x i32> addrspace(1)* %arg) {
|
|
bb:
|
|
%in.1 = load <4 x i32>, <4 x i32> addrspace(1)* %arg
|
|
%mai.1 = tail call <4 x i32> @llvm.amdgcn.mfma.i32.16x16x16i8(i32 1, i32 2, <4 x i32> %in.1, i32 1, i32 2, i32 3)
|
|
store <4 x i32> %mai.1, <4 x i32> addrspace(1)* %arg
|
|
ret void
|
|
}
|