mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-25 12:12:47 +01:00
c00f41ef21
directly on the mac. This is very early, doesn't support relocations and
has a terrible hack to avoid .machine from being printed, but despite
that it generates an bitwise-identical-to-cctools .o file for stuff like
this:
define i32 @test() nounwind { ret i32 42 }
I don't plan to continue pushing this forward, but if anyone else was
interested in doing it, it should be really straight-forward.
llvm-svn: 119136
147 lines
5.2 KiB
C++
147 lines
5.2 KiB
C++
//===-- PPCTargetMachine.cpp - Define TargetMachine for PowerPC -----------===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// Top-level implementation for the PowerPC target.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "PPC.h"
|
|
#include "PPCMCAsmInfo.h"
|
|
#include "PPCTargetMachine.h"
|
|
#include "llvm/PassManager.h"
|
|
#include "llvm/MC/MCStreamer.h"
|
|
#include "llvm/Target/TargetOptions.h"
|
|
#include "llvm/Target/TargetRegistry.h"
|
|
#include "llvm/Support/FormattedStream.h"
|
|
using namespace llvm;
|
|
|
|
static MCAsmInfo *createMCAsmInfo(const Target &T, StringRef TT) {
|
|
Triple TheTriple(TT);
|
|
bool isPPC64 = TheTriple.getArch() == Triple::ppc64;
|
|
if (TheTriple.getOS() == Triple::Darwin)
|
|
return new PPCMCAsmInfoDarwin(isPPC64);
|
|
return new PPCLinuxMCAsmInfo(isPPC64);
|
|
|
|
}
|
|
|
|
// This is duplicated code. Refactor this.
|
|
static MCStreamer *createMCStreamer(const Target &T, const std::string &TT,
|
|
MCContext &Ctx, TargetAsmBackend &TAB,
|
|
raw_ostream &OS,
|
|
MCCodeEmitter *Emitter,
|
|
bool RelaxAll) {
|
|
switch (Triple(TT).getOS()) {
|
|
case Triple::Darwin:
|
|
return createMachOStreamer(Ctx, TAB, OS, Emitter, RelaxAll);
|
|
default:
|
|
return NULL;
|
|
}
|
|
}
|
|
|
|
extern "C" void LLVMInitializePowerPCTarget() {
|
|
// Register the targets
|
|
RegisterTargetMachine<PPC32TargetMachine> A(ThePPC32Target);
|
|
RegisterTargetMachine<PPC64TargetMachine> B(ThePPC64Target);
|
|
|
|
RegisterAsmInfoFn C(ThePPC32Target, createMCAsmInfo);
|
|
RegisterAsmInfoFn D(ThePPC64Target, createMCAsmInfo);
|
|
|
|
// Register the MC Code Emitter
|
|
TargetRegistry::RegisterCodeEmitter(ThePPC32Target, createPPCMCCodeEmitter);
|
|
TargetRegistry::RegisterCodeEmitter(ThePPC64Target, createPPCMCCodeEmitter);
|
|
|
|
|
|
// Register the asm backend.
|
|
TargetRegistry::RegisterAsmBackend(ThePPC32Target, createPPCAsmBackend);
|
|
TargetRegistry::RegisterAsmBackend(ThePPC64Target, createPPCAsmBackend);
|
|
|
|
// Register the object streamer.
|
|
TargetRegistry::RegisterObjectStreamer(ThePPC32Target, createMCStreamer);
|
|
TargetRegistry::RegisterObjectStreamer(ThePPC64Target, createMCStreamer);
|
|
}
|
|
|
|
|
|
PPCTargetMachine::PPCTargetMachine(const Target &T, const std::string &TT,
|
|
const std::string &FS, bool is64Bit)
|
|
: LLVMTargetMachine(T, TT),
|
|
Subtarget(TT, FS, is64Bit),
|
|
DataLayout(Subtarget.getTargetDataString()), InstrInfo(*this),
|
|
FrameInfo(Subtarget), JITInfo(*this, is64Bit),
|
|
TLInfo(*this), TSInfo(*this),
|
|
InstrItins(Subtarget.getInstrItineraryData()) {
|
|
|
|
if (getRelocationModel() == Reloc::Default) {
|
|
if (Subtarget.isDarwin())
|
|
setRelocationModel(Reloc::DynamicNoPIC);
|
|
else
|
|
setRelocationModel(Reloc::Static);
|
|
}
|
|
}
|
|
|
|
/// Override this for PowerPC. Tail merging happily breaks up instruction issue
|
|
/// groups, which typically degrades performance.
|
|
bool PPCTargetMachine::getEnableTailMergeDefault() const { return false; }
|
|
|
|
PPC32TargetMachine::PPC32TargetMachine(const Target &T, const std::string &TT,
|
|
const std::string &FS)
|
|
: PPCTargetMachine(T, TT, FS, false) {
|
|
}
|
|
|
|
|
|
PPC64TargetMachine::PPC64TargetMachine(const Target &T, const std::string &TT,
|
|
const std::string &FS)
|
|
: PPCTargetMachine(T, TT, FS, true) {
|
|
}
|
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Pass Pipeline Configuration
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
bool PPCTargetMachine::addInstSelector(PassManagerBase &PM,
|
|
CodeGenOpt::Level OptLevel) {
|
|
// Install an instruction selector.
|
|
PM.add(createPPCISelDag(*this));
|
|
return false;
|
|
}
|
|
|
|
bool PPCTargetMachine::addPreEmitPass(PassManagerBase &PM,
|
|
CodeGenOpt::Level OptLevel) {
|
|
// Must run branch selection immediately preceding the asm printer.
|
|
PM.add(createPPCBranchSelectionPass());
|
|
return false;
|
|
}
|
|
|
|
bool PPCTargetMachine::addCodeEmitter(PassManagerBase &PM,
|
|
CodeGenOpt::Level OptLevel,
|
|
JITCodeEmitter &JCE) {
|
|
// The JIT should use the static relocation model in ppc32 mode, PIC in ppc64.
|
|
// FIXME: This should be moved to TargetJITInfo!!
|
|
if (Subtarget.isPPC64()) {
|
|
// We use PIC codegen in ppc64 mode, because otherwise we'd have to use many
|
|
// instructions to materialize arbitrary global variable + function +
|
|
// constant pool addresses.
|
|
setRelocationModel(Reloc::PIC_);
|
|
// Temporary workaround for the inability of PPC64 JIT to handle jump
|
|
// tables.
|
|
DisableJumpTables = true;
|
|
} else {
|
|
setRelocationModel(Reloc::Static);
|
|
}
|
|
|
|
// Inform the subtarget that we are in JIT mode. FIXME: does this break macho
|
|
// writing?
|
|
Subtarget.SetJITMode();
|
|
|
|
// Machine code emitter pass for PowerPC.
|
|
PM.add(createPPCJITCodeEmitterPass(*this, JCE));
|
|
|
|
return false;
|
|
}
|