1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 19:23:23 +01:00
llvm-mirror/test/MC
Jack Carter d66ed8368e This patch tackles the problem of parsing Mips
register names in the standalone assembler llvm-mc.

Registers such as $A1 can represent either a 32 or
64 bit register based on the instruction using it.
In addition, based on the abi, $T0 can represent different
32 bit registers.


The problem is resolved by the Mips specific AsmParser 
td definitions changing to work together. Many cases of
RegisterClass parameters are now RegisterOperand.


Contributer: Vladimir Medic
llvm-svn: 172284
2013-01-12 01:03:14 +00:00
..
ARM Add some additional tests for the .bundle_lock align_to_end feature that didn't 2013-01-07 23:12:59 +00:00
AsmParser Add support for macro parameters/arguments delimited by spaces, 2012-09-19 20:36:12 +00:00
COFF [MC][COFF] Emit weak symbols to the correct section. Patch by Dmitry Puzirev! 2012-11-13 22:04:09 +00:00
Disassembler Fix suffix handling for parsing and printing of cvtsi2ss, cvtsi2sd, cvtss2si, cvttss2si, cvtsd2si, and cvttsd2si to match gas behavior. 2013-01-06 20:39:29 +00:00
ELF llvm/test/MC/ELF/comp-dir.s: Appease MSYS Bash. 2012-12-18 05:08:12 +00:00
MachO Correct ARM NOP encoding 2012-12-05 21:01:27 +00:00
Markup MC: Simple example parser for MC assembly markup. 2012-10-31 23:24:13 +00:00
MBlaze
Mips This patch tackles the problem of parsing Mips 2013-01-12 01:03:14 +00:00
PowerPC PowerPC: EH adjustments 2013-01-09 17:08:15 +00:00
X86 Add some additional tests for the .bundle_lock align_to_end feature that didn't 2013-01-07 23:12:59 +00:00