mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-24 11:42:57 +01:00
06b2c52edc
register is needed. llvm-svn: 167341
21 lines
505 B
LLVM
21 lines
505 B
LLVM
; RUN: llc -march=mips64el -filetype=obj -mcpu=mips64r2 %s -o - | llvm-objdump -disassemble -triple mips64el - | FileCheck %s
|
|
|
|
; Sign extend from 32 to 64 was creating nonsense opcodes
|
|
|
|
; CHECK: sll ${{[a-z0-9]+}}, ${{[a-z0-9]+}}, 0
|
|
|
|
define i64 @foo(i32 %ival) nounwind readnone {
|
|
entry:
|
|
%conv = sext i32 %ival to i64
|
|
ret i64 %conv
|
|
}
|
|
|
|
; CHECK: dsll32 ${{[a-z0-9]+}}, ${{[a-z0-9]+}}, 0
|
|
|
|
define i64 @foo_2(i32 %ival_2) nounwind readnone {
|
|
entry:
|
|
%conv_2 = zext i32 %ival_2 to i64
|
|
ret i64 %conv_2
|
|
}
|
|
|