1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 19:23:23 +01:00
llvm-mirror/test/CodeGen
Philip Reames 1d6082b5e3 [aarch64][tests] Add tests which show current lack of implicit null support
I will be posting a patch which adds appropriate target support shortly; landing the tests so that the diffs are clear.
2020-09-16 12:55:29 -07:00
..
AArch64 [aarch64][tests] Add tests which show current lack of implicit null support 2020-09-16 12:55:29 -07:00
AMDGPU [AMDGPU] gfx1030 RT support 2020-09-16 11:40:58 -07:00
ARC
ARM [ARM][MachineOutliner] Add calls handling. 2020-09-16 09:54:26 +02:00
AVR
BPF
Generic
Hexagon [Hexagon] Replace incorrect pattern for vpackl HWI32 -> HVi8 2020-09-15 20:34:50 -05:00
Inputs
Lanai
Mips Revert "RegAllocFast: Record internal state based on register units" 2020-09-15 13:25:41 +02:00
MIR
MSP430
NVPTX
PowerPC [PowerPC] Implement __int128 vector divide operations 2020-09-15 15:19:35 -04:00
RISCV
SPARC Revert "RegAllocFast: Record internal state based on register units" 2020-09-15 13:25:41 +02:00
SystemZ
Thumb
Thumb2 [RDA] Fix getUniqueReachingDef for self loops 2020-09-16 12:44:23 +01:00
VE
WebAssembly
WinCFGuard
WinEH
X86 [X86] Don't scalarize gather/scatters with non-power of 2 element counts. Widen instead. 2020-09-15 23:22:53 -07:00
XCore