mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 03:02:36 +01:00
01f7a5a552
This patch adds some unit tests for 32-bit subregister support. We want to make sure ALU32, subregister load/store and new peephole optimization are truely enabled once -mattr=+alu32 specified. Signed-off-by: Jiong Wang <jiong.wang@netronome.com> Reviewed-by: Yonghong Song <yhs@fb.com> llvm-svn: 325992
108 lines
2.6 KiB
LLVM
108 lines
2.6 KiB
LLVM
; RUN: llc -O2 -march=bpfel -mattr=+alu32 < %s | FileCheck %s
|
|
;
|
|
; unsigned char loadu8(unsigned char *p)
|
|
; {
|
|
; return *p;
|
|
; }
|
|
;
|
|
; unsigned short loadu16(unsigned short *p)
|
|
; {
|
|
; return *p;
|
|
; }
|
|
;
|
|
; unsigned loadu32(unsigned *p)
|
|
; {
|
|
; return *p;
|
|
; }
|
|
;
|
|
; unsigned long long loadu64(unsigned long long *p)
|
|
; {
|
|
; return *p;
|
|
; }
|
|
;
|
|
; void storeu8(unsigned char *p, unsigned long long v)
|
|
; {
|
|
; *p = (unsigned char)v;
|
|
; }
|
|
;
|
|
; void storeu16(unsigned short *p, unsigned long long v)
|
|
; {
|
|
; *p = (unsigned short)v;
|
|
; }
|
|
;
|
|
; void storeu32(unsigned *p, unsigned long long v)
|
|
; {
|
|
; *p = (unsigned)v;
|
|
; }
|
|
;
|
|
; void storeu64(unsigned long long *p, unsigned long long v)
|
|
; {
|
|
; *p = v;
|
|
; }
|
|
; Function Attrs: norecurse nounwind readonly
|
|
define dso_local zeroext i8 @loadu8(i8* nocapture readonly %p) local_unnamed_addr #0 {
|
|
entry:
|
|
%0 = load i8, i8* %p, align 1
|
|
; CHECK: w{{[0-9]+}} = *(u8 *)(r{{[0-9]+}} + 0)
|
|
ret i8 %0
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind readonly
|
|
define dso_local zeroext i16 @loadu16(i16* nocapture readonly %p) local_unnamed_addr #0 {
|
|
entry:
|
|
%0 = load i16, i16* %p, align 2
|
|
; CHECK: w{{[0-9]+}} = *(u16 *)(r{{[0-9]+}} + 0)
|
|
ret i16 %0
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind readonly
|
|
define dso_local i32 @loadu32(i32* nocapture readonly %p) local_unnamed_addr #0 {
|
|
entry:
|
|
%0 = load i32, i32* %p, align 4
|
|
; CHECK: w{{[0-9]+}} = *(u32 *)(r{{[0-9]+}} + 0)
|
|
ret i32 %0
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind readonly
|
|
define dso_local i64 @loadu64(i64* nocapture readonly %p) local_unnamed_addr #0 {
|
|
entry:
|
|
%0 = load i64, i64* %p, align 8
|
|
; CHECK: r{{[0-9]+}} = *(u64 *)(r{{[0-9]+}} + 0)
|
|
ret i64 %0
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind
|
|
define dso_local void @storeu8(i8* nocapture %p, i64 %v) local_unnamed_addr #1 {
|
|
entry:
|
|
%conv = trunc i64 %v to i8
|
|
store i8 %conv, i8* %p, align 1
|
|
; CHECK: *(u8 *)(r{{[0-9]+}} + 0) = w{{[0-9]+}}
|
|
ret void
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind
|
|
define dso_local void @storeu16(i16* nocapture %p, i64 %v) local_unnamed_addr #1 {
|
|
entry:
|
|
%conv = trunc i64 %v to i16
|
|
store i16 %conv, i16* %p, align 2
|
|
; CHECK: *(u16 *)(r{{[0-9]+}} + 0) = w{{[0-9]+}}
|
|
ret void
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind
|
|
define dso_local void @storeu32(i32* nocapture %p, i64 %v) local_unnamed_addr #1 {
|
|
entry:
|
|
%conv = trunc i64 %v to i32
|
|
store i32 %conv, i32* %p, align 4
|
|
; CHECK: *(u32 *)(r{{[0-9]+}} + 0) = w{{[0-9]+}}
|
|
ret void
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind
|
|
define dso_local void @storeu64(i64* nocapture %p, i64 %v) local_unnamed_addr #1 {
|
|
entry:
|
|
store i64 %v, i64* %p, align 8
|
|
; CHECK: *(u64 *)(r{{[0-9]+}} + 0) = r{{[0-9]+}}
|
|
ret void
|
|
}
|