mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-24 19:52:54 +01:00
d654e7d40c
Enable enableMultipleCopyHints() on X86. Original Patch by @jonpa: While enabling the mischeduler for SystemZ, it was discovered that for some reason a test needed one extra seemingly needless COPY (test/CodeGen/SystemZ/call-03.ll). The handling for that is resulted in this patch, which improves the register coalescing by providing not just one copy hint, but a sorted list of copy hints. On SystemZ, this gives ~12500 less register moves on SPEC, as well as marginally less spilling. Instead of improving just the SystemZ backend, the improvement has been implemented in common-code (calculateSpillWeightAndHint(). This gives a lot of test failures, but since this should be a general improvement I hope that the involved targets will help and review the test updates. Differential Revision: https://reviews.llvm.org/D38128 llvm-svn: 342578
16 lines
345 B
LLVM
16 lines
345 B
LLVM
; RUN: llc -mtriple=x86_64-unknown-linux-gnu < %s | FileCheck %s
|
|
|
|
define i2 @f(i32 %arg) {
|
|
%trunc = trunc i32 %arg to i1
|
|
%sext = sext i1 %trunc to i2
|
|
%or = or i2 %sext, 1
|
|
ret i2 %or
|
|
|
|
; CHECK-LABEL: f:
|
|
; CHECK: movl %edi, %eax
|
|
; CHECK-NEXT: addb %al, %al
|
|
; CHECK-NEXT: orb $1, %al
|
|
; CHECK-NEXT: # kill
|
|
; CHECK-NEXT: retq
|
|
}
|