1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 11:13:28 +01:00
llvm-mirror/lib/TableGen
Nicolai Haehnle 1ebb6681e2 TableGen: Allow arbitrary list values as ranges of foreach
The changes to FieldInit are required to make field references (Def.field)
work inside a ForeachDeclaration: previously, Def.field wasn't resolved
immediately when Def was already a fully resolved DefInit.

Change-Id: I9875baec2fc5aac8c2b249e45b9cf18c65ae699b
llvm-svn: 327120
2018-03-09 12:24:30 +00:00
..
CMakeLists.txt
Error.cpp [globalisel][regbank] Warn about MIR ambiguities when register bank/class names clash. 2017-11-01 22:13:05 +00:00
LLVMBuild.txt
Main.cpp Avoid int to string conversion in Twine or raw_ostream contexts. 2017-12-28 16:58:54 +00:00
Record.cpp TableGen: Allow arbitrary list values as ranges of foreach 2018-03-09 12:24:30 +00:00
SetTheory.cpp [BinaryFormat, Option, TableGen] Fix some Clang-tidy modernize-use-using and Include What You Use warnings; other minor fixes (NFC). 2017-06-16 00:43:26 +00:00
StringMatcher.cpp [TableGen] Give the option of tolerating duplicate register names 2017-12-07 09:51:55 +00:00
TableGenBackend.cpp [TableGen] Fix line wrapping logic for the autogenerated header to use math that makes more sense (at least to me). 2015-05-26 08:07:56 +00:00
TGLexer.cpp TableGen: add !isa operation 2018-03-09 12:24:06 +00:00
TGLexer.h TableGen: add !isa operation 2018-03-09 12:24:06 +00:00
TGParser.cpp TableGen: Allow arbitrary list values as ranges of foreach 2018-03-09 12:24:30 +00:00
TGParser.h TableGen: Remove unused ParseForeachMode 2018-03-09 12:24:20 +00:00