1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-21 12:02:58 +02:00
llvm-mirror/test/CodeGen
Alex Lorenz 1f1154a568 MIR Serialization: Serialize the machine basic block's successor weights.
Reviewers: Duncan P. N. Exon Smith
llvm-svn: 243659
2015-07-30 16:54:38 +00:00
..
AArch64 AArch64: use 32-bit MOV rather than UBFX to truncate registers. 2015-07-29 21:34:32 +00:00
AMDGPU AMDGPU: Don't try to use LDS/vector for private if pointer value stored 2015-07-28 18:47:00 +00:00
ARM [ARM] Define subtarget feature strict-align. 2015-07-28 22:44:28 +00:00
BPF
CPP
Generic Move unit tests to target specific directories. 2015-07-28 17:32:49 +00:00
Hexagon [Hexagon] Generate MUX from conditional transfers when dot-new not possible 2015-07-20 21:23:25 +00:00
Inputs
Mips [mips][FastISel] Remove hidden mips-fast-isel option. 2015-07-30 12:39:33 +00:00
MIR MIR Serialization: Serialize the machine basic block's successor weights. 2015-07-30 16:54:38 +00:00
MSP430
NVPTX Roll forward r242871 2015-07-29 18:59:09 +00:00
PowerPC [PPC] Fix PR24216: Don't generate splat for misaligned shuffle mask 2015-07-29 14:31:57 +00:00
SPARC
SystemZ
Thumb [ARM] Define subtarget feature strict-align. 2015-07-28 22:44:28 +00:00
Thumb2 ARMLoadStoreOptimizer: Create LDRD/STRD on thumb2 2015-07-21 00:18:59 +00:00
WebAssembly WebAssembly: add a generic CPU 2015-07-27 23:25:54 +00:00
WinEH [WinEH] Strip the \01 character from the __CxxFrameHandler3 thunk name 2015-07-13 17:55:14 +00:00
X86 Fix typo "fuction" noticed in comments in AssumptionCache.h, and also all the other files that have the same typo. All comments, no functionality change! (Merely a "fuctionality" change.) 2015-07-29 22:32:47 +00:00
XCore