RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 03:33:20 +01:00
Code Issues Projects Releases Wiki Activity
1f5fecf693
llvm-mirror/test/MC
History
Sander de Smalen 9f0017c23c [AArch64][SVE] Asm: Support for contiguous ST1 (scalar+imm) store instructions. 
Summary:
Added instructions for contiguous stores, ST1, with scalar+imm addressing
modes and corresponding tests. The patch also adds parsing of
'mul vl' as needed for the VL-scaled immediate.

This is patch [6/6] in a series to add assembler/disassembler support for
SVE's contiguous ST1 (scalar+imm) instructions.

Reviewers: fhahn, rengolin, javed.absar, huntergr, SjoerdMeijer, t.p.northover, echristo, evandro

Reviewed By: rengolin

Subscribers: tschuett, llvm-commits, kristof.beyls

Differential Revision: https://reviews.llvm.org/D45432

llvm-svn: 330014
2018-04-13 12:56:14 +00:00
..
AArch64 [AArch64][SVE] Asm: Support for contiguous ST1 (scalar+imm) store instructions. 2018-04-13 12:56:14 +00:00
AMDGPU [AMDGPU][MC][GFX9] Added v_screen_partition_4se_b32 2018-04-11 13:13:30 +00:00
ARM [ARM] Do not convert some vmov instructions 2018-04-04 08:54:19 +00:00
AsmParser Use .set instead of = when printing assignment in assembly output 2018-03-27 16:44:41 +00:00
AVR
BPF bpf: New disassembler testcases for 32-bit subregister support 2018-02-23 23:49:35 +00:00
COFF [IR] Avoid the need to prefix MS C++ symbols with '\01' 2018-03-16 20:13:32 +00:00
Disassembler [X86] Introduce cldemote instruction 2018-04-13 07:35:08 +00:00
ELF [DWARFv5] Fuss with asm syntax for conveying MD5 checksum. 2018-04-11 15:14:05 +00:00
Hexagon [Hexagon] Recognize and handle :endloop01 2018-03-30 15:29:47 +00:00
Lanai
MachO [DebugInfo] Support DWARF v5 source code embedding extension 2018-02-23 23:01:06 +00:00
Mips [mips] Correct the predicates of the load/store (double)word for coprocessor 3. 2018-04-12 14:41:38 +00:00
PowerPC [PowerPC] Code cleanup. Remove instructions that were withdrawn from Power 9. 2018-02-23 15:55:16 +00:00
RISCV [RISCV] Add c.mv rs1, rs2 pattern for addi rs1, rs2, 0 2018-04-12 19:22:40 +00:00
Sparc
SystemZ
WebAssembly [WebAssembly] libObject: Don't include the name the size of custom sections 2018-04-12 20:31:12 +00:00
X86 [X86] Introduce cldemote instruction 2018-04-13 07:35:08 +00:00