1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-20 19:42:54 +02:00
llvm-mirror/test/CodeGen/Mips/llvm-ir
Simon Dardis b1096dea2a [mips] MIPS32/64 itineraries
Itineraries for some pre MIPSR6 and EVA instructions. Some pseudo expanded
instructions are marked as having no scheduling info.

Reviewers: dsanders, vkalintiris

Differential Review: http://reviews.llvm.org/D20418

llvm-svn: 272648
2016-06-14 09:35:29 +00:00
..
add.ll [mips] MIPS32/64 itineraries 2016-06-14 09:35:29 +00:00
addrspacecast.ll [mips] Reserve address spaces 1-255 for software use. 2015-09-08 09:07:03 +00:00
and.ll Revert r229675 - [mips] Avoid redundant sign extension of the result of binary bitwise instructions. 2015-08-04 14:26:35 +00:00
ashr.ll [mips][microMIPS] Add CodeGen support for SLL16, SRL16, SLL, SLLV, SRA, SRAV, SRL and SRLV instructions 2016-04-27 11:02:23 +00:00
atomicrmx.ll [mips] Define patterns for the atomic_{load,store}_{8,16,32,64} nodes. 2015-11-06 12:07:20 +00:00
call.ll Summary: 2016-04-14 13:43:17 +00:00
extractelement.ll Fix vector splitting for extract_vector_elt and vector elements of <8-bits. 2015-09-09 09:53:20 +00:00
indirectbr.ll Summary: 2016-04-14 13:43:17 +00:00
lh_lhu.ll [mips][microMIPS] Implement LH, LHE, LHU and LHUE instructions and add CodeGen support 2016-05-18 06:54:59 +00:00
load-atomic.ll [mips] Define patterns for the atomic_{load,store}_{8,16,32,64} nodes. 2015-11-06 12:07:20 +00:00
lshr.ll [mips][microMIPS] Add CodeGen support for SLL16, SRL16, SLL, SLLV, SRA, SRAV, SRL and SRLV instructions 2016-04-27 11:02:23 +00:00
mul.ll [mips][microMIPS] Add CodeGen support for MUL* and DMUL* instructions 2016-05-06 08:24:14 +00:00
or.ll Revert r229675 - [mips] Avoid redundant sign extension of the result of binary bitwise instructions. 2015-08-04 14:26:35 +00:00
ret.ll Summary: 2016-04-14 13:43:17 +00:00
sdiv.ll [mips] Remove duplicate tests and add missing prefixes for *-LABEL checks. NFC. 2016-04-14 09:13:13 +00:00
select-dbl.ll [mips][microMIPS] Add CodeGen support for SEL.*, SELEQZ, SELNEZ, SELEQZ.*, SELNEZ.* and CMP.condn.fmt instructions 2016-06-09 11:15:53 +00:00
select-flt.ll [mips][microMIPS] Add CodeGen support for SEL.*, SELEQZ, SELNEZ, SELEQZ.*, SELNEZ.* and CMP.condn.fmt instructions 2016-06-09 11:15:53 +00:00
select-int.ll [mips][microMIPS] Add CodeGen support for SEL.*, SELEQZ, SELNEZ, SELEQZ.*, SELNEZ.* and CMP.condn.fmt instructions 2016-06-09 11:15:53 +00:00
shl.ll [mips][microMIPS] Add CodeGen support for SLL16, SRL16, SLL, SLLV, SRA, SRAV, SRL and SRLV instructions 2016-04-27 11:02:23 +00:00
sqrt.ll [mips][microMIPS] Fix an issue with selecting sqrt instruction in LLVM backend 2015-10-06 15:17:25 +00:00
srem.ll [mips] Remove duplicate tests and add missing prefixes for *-LABEL checks. NFC. 2016-04-14 09:13:13 +00:00
store-atomic.ll [mips] Define patterns for the atomic_{load,store}_{8,16,32,64} nodes. 2015-11-06 12:07:20 +00:00
sub.ll [mips][microMIPS] Add CodeGen support for SUBU16, SUB, SUBU, DSUB and DSUBU instructions 2016-04-27 11:31:44 +00:00
udiv.ll [mips] Remove duplicate tests and add missing prefixes for *-LABEL checks. NFC. 2016-04-14 09:13:13 +00:00
urem.ll [mips] Remove duplicate tests and add missing prefixes for *-LABEL checks. NFC. 2016-04-14 09:13:13 +00:00
xor.ll Revert r229675 - [mips] Avoid redundant sign extension of the result of binary bitwise instructions. 2015-08-04 14:26:35 +00:00