mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 03:02:36 +01:00
1ae2a5de8f
We would like to split the SP adjustment to reduce the instructions in
prologue and epilogue as the following case. In this way, the offset of
the callee saved register could fit in a single store.
add sp,sp,-2032
sw ra,2028(sp)
sw s0,2024(sp)
sw s1,2020(sp)
sw s3,2012(sp)
sw s4,2008(sp)
add sp,sp,-64
Differential Revision: https://reviews.llvm.org/D68011
llvm-svn: 373688
46 lines
1.4 KiB
LLVM
46 lines
1.4 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -mtriple=riscv32 -verify-machineinstrs < %s \
|
|
; RUN: | FileCheck %s -check-prefix=RV32I
|
|
|
|
; The stack size is 2048 and the SP adjustment will be split.
|
|
define i32 @SplitSP() nounwind {
|
|
; RV32I-LABEL: SplitSP:
|
|
; RV32I: # %bb.0: # %entry
|
|
; RV32I-NEXT: addi sp, sp, -2032
|
|
; RV32I-NEXT: sw ra, 2028(sp)
|
|
; RV32I-NEXT: addi sp, sp, -16
|
|
; RV32I-NEXT: addi a0, sp, 16
|
|
; RV32I-NEXT: call foo
|
|
; RV32I-NEXT: mv a0, zero
|
|
; RV32I-NEXT: addi sp, sp, 16
|
|
; RV32I-NEXT: lw ra, 2028(sp)
|
|
; RV32I-NEXT: addi sp, sp, 2032
|
|
; RV32I-NEXT: ret
|
|
entry:
|
|
%xx = alloca [2028 x i8], align 1
|
|
%0 = getelementptr inbounds [2028 x i8], [2028 x i8]* %xx, i32 0, i32 0
|
|
%call = call i32 @foo(i8* nonnull %0)
|
|
ret i32 0
|
|
}
|
|
|
|
; The stack size is 2032 and the SP adjustment will not be split.
|
|
define i32 @NoSplitSP() nounwind {
|
|
; RV32I-LABEL: NoSplitSP:
|
|
; RV32I: # %bb.0: # %entry
|
|
; RV32I-NEXT: addi sp, sp, -2032
|
|
; RV32I-NEXT: sw ra, 2028(sp)
|
|
; RV32I-NEXT: addi a0, sp, 4
|
|
; RV32I-NEXT: call foo
|
|
; RV32I-NEXT: mv a0, zero
|
|
; RV32I-NEXT: lw ra, 2028(sp)
|
|
; RV32I-NEXT: addi sp, sp, 2032
|
|
; RV32I-NEXT: ret
|
|
entry:
|
|
%xx = alloca [2024 x i8], align 1
|
|
%0 = getelementptr inbounds [2024 x i8], [2024 x i8]* %xx, i32 0, i32 0
|
|
%call = call i32 @foo(i8* nonnull %0)
|
|
ret i32 0
|
|
}
|
|
|
|
declare i32 @foo(i8*)
|