1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 03:02:36 +01:00
llvm-mirror/test/MC/Disassembler
Dmitry Preobrazhensky b5019ff92f [AMDGPU][MC][GFX9+] Corrected encoding of op_sel_hi for unused operands in VOP3P
Corrected encoding of VOP3P op_sel_hi for unused operands. See bug 49363.

Differential Revision: https://reviews.llvm.org/D97689
2021-03-02 13:02:25 +03:00
..
AArch64 [ARM] Update existing test case with +pauth targets 2021-01-11 15:39:13 +00:00
AMDGPU [AMDGPU][MC][GFX9+] Corrected encoding of op_sel_hi for unused operands in VOP3P 2021-03-02 13:02:25 +03:00
ARC
ARM [ARM] Fix Asm/Disasm of TBB/TBH instructions 2020-07-22 09:31:56 +01:00
Hexagon
Lanai
Mips [mips] Add tests to check disassembling of add.ps/mul.ps/sub.ps instructions 2020-11-13 14:31:12 +03:00
MSP430
PowerPC [PowerPC] Only use some extend mne if assembler is modern enough 2021-01-14 20:36:10 +00:00
RISCV [RISCV] Add support for printing pcrel immediates as absolute addresses in llvm-objdump 2020-12-04 10:34:12 -08:00
Sparc
SystemZ
WebAssembly [WebAssembly] Remove exnref and br_on_exn 2021-01-09 02:02:54 -08:00
X86 [X86] Fix disassembly of x86-64 GDTLS code sequence 2021-02-02 11:35:00 +00:00
XCore