1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 19:52:54 +01:00
llvm-mirror/test/CodeGen
2008-03-24 23:16:37 +00:00
..
Alpha Fix RUN line. 2008-03-09 19:55:22 +00:00
ARM Fixed a register scavenger bug. If a def is re-defining part of a super register, there must be an implicit def of the super-register on the MI. 2008-03-07 20:12:54 +00:00
CBackend remove an execution test. 2008-03-10 06:53:14 +00:00
CellSPU Add more patterns to match in the integer comparison test harnesses. 2008-03-20 00:51:36 +00:00
Generic Make this test x86-specific for now; targets that don't use 2008-03-12 00:25:14 +00:00
IA64
PowerPC Use the bit size of the operand instead of the hard-coded 32 to generate the 2008-03-24 23:16:37 +00:00
SPARC
X86 - SSE4.1 extractfps extracts a f32 into a gr32 register. Very useful! Not. Fix the instruction specification and teaches lowering code to use it only when the only use is a store instruction. 2008-03-24 21:52:23 +00:00