mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-26 14:33:02 +02:00
20fd92cbbc
Summary: Really check if %SP is not used in other places, instead of checking only exact one non-dbg use. Patched by Xuetian Weng. Test Plan: @foo4 in test/CodeGen/NVPTX/local-stack-frame.ll, create a case that SP will appear twice. Reviewers: jholewinski, jingyue Reviewed By: jingyue Subscribers: llvm-commits, sfantao, jholewinski Differential Revision: http://reviews.llvm.org/D10844 llvm-svn: 241099
88 lines
3.2 KiB
C++
88 lines
3.2 KiB
C++
//=======- NVPTXFrameLowering.cpp - NVPTX Frame Information ---*- C++ -*-=====//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file contains the NVPTX implementation of TargetFrameLowering class.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "NVPTXFrameLowering.h"
|
|
#include "NVPTX.h"
|
|
#include "NVPTXRegisterInfo.h"
|
|
#include "NVPTXSubtarget.h"
|
|
#include "NVPTXTargetMachine.h"
|
|
#include "llvm/ADT/BitVector.h"
|
|
#include "llvm/CodeGen/MachineFrameInfo.h"
|
|
#include "llvm/CodeGen/MachineFunction.h"
|
|
#include "llvm/CodeGen/MachineInstrBuilder.h"
|
|
#include "llvm/CodeGen/MachineRegisterInfo.h"
|
|
#include "llvm/MC/MachineLocation.h"
|
|
#include "llvm/Target/TargetInstrInfo.h"
|
|
|
|
using namespace llvm;
|
|
|
|
NVPTXFrameLowering::NVPTXFrameLowering()
|
|
: TargetFrameLowering(TargetFrameLowering::StackGrowsUp, 8, 0) {}
|
|
|
|
bool NVPTXFrameLowering::hasFP(const MachineFunction &MF) const { return true; }
|
|
|
|
void NVPTXFrameLowering::emitPrologue(MachineFunction &MF,
|
|
MachineBasicBlock &MBB) const {
|
|
if (MF.getFrameInfo()->hasStackObjects()) {
|
|
assert(&MF.front() == &MBB && "Shrink-wrapping not yet supported");
|
|
// Insert "mov.u32 %SP, %Depot"
|
|
MachineInstr *MI = MBB.begin();
|
|
MachineRegisterInfo &MR = MF.getRegInfo();
|
|
|
|
// This instruction really occurs before first instruction
|
|
// in the BB, so giving it no debug location.
|
|
DebugLoc dl = DebugLoc();
|
|
|
|
// mov %SPL, %depot;
|
|
// cvta.local %SP, %SPL;
|
|
if (static_cast<const NVPTXTargetMachine &>(MF.getTarget()).is64Bit()) {
|
|
// Check if %SP is actually used
|
|
if (!MR.use_empty(NVPTX::VRFrame)) {
|
|
MI = BuildMI(MBB, MI, dl, MF.getSubtarget().getInstrInfo()->get(
|
|
NVPTX::cvta_local_yes_64),
|
|
NVPTX::VRFrame)
|
|
.addReg(NVPTX::VRFrameLocal);
|
|
}
|
|
BuildMI(MBB, MI, dl,
|
|
MF.getSubtarget().getInstrInfo()->get(NVPTX::MOV_DEPOT_ADDR_64),
|
|
NVPTX::VRFrameLocal)
|
|
.addImm(MF.getFunctionNumber());
|
|
} else {
|
|
// Check if %SP is actually used
|
|
if (!MR.use_empty(NVPTX::VRFrame)) {
|
|
MI = BuildMI(MBB, MI, dl, MF.getSubtarget().getInstrInfo()->get(
|
|
NVPTX::cvta_local_yes),
|
|
NVPTX::VRFrame)
|
|
.addReg(NVPTX::VRFrameLocal);
|
|
}
|
|
BuildMI(MBB, MI, dl,
|
|
MF.getSubtarget().getInstrInfo()->get(NVPTX::MOV_DEPOT_ADDR),
|
|
NVPTX::VRFrameLocal)
|
|
.addImm(MF.getFunctionNumber());
|
|
}
|
|
}
|
|
}
|
|
|
|
void NVPTXFrameLowering::emitEpilogue(MachineFunction &MF,
|
|
MachineBasicBlock &MBB) const {}
|
|
|
|
// This function eliminates ADJCALLSTACKDOWN,
|
|
// ADJCALLSTACKUP pseudo instructions
|
|
void NVPTXFrameLowering::eliminateCallFramePseudoInstr(
|
|
MachineFunction &MF, MachineBasicBlock &MBB,
|
|
MachineBasicBlock::iterator I) const {
|
|
// Simply discard ADJCALLSTACKDOWN,
|
|
// ADJCALLSTACKUP instructions.
|
|
MBB.erase(I);
|
|
}
|