1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-26 04:32:44 +01:00
llvm-mirror/lib/Target/Alpha
2007-12-12 23:12:09 +00:00
..
Alpha.h
Alpha.td
AlphaAsmPrinter.cpp Eliminate the remaining uses of getTypeSize. This 2007-11-05 00:04:43 +00:00
AlphaBranchSelector.cpp
AlphaCodeEmitter.cpp
AlphaInstrFormats.td No more noResults. 2007-07-21 00:34:19 +00:00
AlphaInstrInfo.cpp Add lengthof and endof templates that hide a lot of sizeof computations. 2007-09-07 04:06:50 +00:00
AlphaInstrInfo.h
AlphaInstrInfo.td Implicit def instructions, e.g. X86::IMPLICIT_DEF_GR32, are always re-materializable and they should not be spilled. 2007-12-12 23:12:09 +00:00
AlphaISelDAGToDAG.cpp Enhance APFloat to retain bits of NaNs (fixes oggenc). 2007-08-31 04:03:46 +00:00
AlphaISelLowering.cpp Unify CALLSEQ_{START,END}. They take 4 parameters: the chain, two stack 2007-11-13 00:44:25 +00:00
AlphaISelLowering.h More explicit keywords. 2007-08-02 21:21:54 +00:00
AlphaJITInfo.cpp
AlphaJITInfo.h
AlphaLLRP.cpp
AlphaRegisterInfo.cpp Add a argument to storeRegToStackSlot and storeRegToAddr to specify whether 2007-12-05 03:14:33 +00:00
AlphaRegisterInfo.h Add a argument to storeRegToStackSlot and storeRegToAddr to specify whether 2007-12-05 03:14:33 +00:00
AlphaRegisterInfo.td Use TableGen to emit information for dwarf register numbers. 2007-11-11 19:50:10 +00:00
AlphaRelocations.h
AlphaSchedule.td
AlphaSubtarget.cpp
AlphaSubtarget.h
AlphaTargetAsmInfo.cpp
AlphaTargetAsmInfo.h More explicit keywords. 2007-09-25 20:27:06 +00:00
AlphaTargetMachine.cpp long double patch 2 of N. Handle it in TargetData. 2007-08-03 20:20:50 +00:00
AlphaTargetMachine.h Added -print-emitted-asm to print out JIT generated asm to cerr. 2007-07-20 21:56:13 +00:00
Makefile
README.txt

***

add gcc builtins for alpha instructions


***

custom expand byteswap into nifty 
extract/insert/mask byte/word/longword/quadword low/high
sequences

***

see if any of the extract/insert/mask operations can be added

***

match more interesting things for cmovlbc cmovlbs (move if low bit clear/set)

***

lower srem and urem

remq(i,j):  i - (j * divq(i,j)) if j != 0
remqu(i,j): i - (j * divqu(i,j)) if j != 0
reml(i,j):  i - (j * divl(i,j)) if j != 0
remlu(i,j): i - (j * divlu(i,j)) if j != 0

***

add crazy vector instructions (MVI):

(MIN|MAX)(U|S)(B8|W4) min and max, signed and unsigned, byte and word
PKWB, UNPKBW pack/unpack word to byte
PKLB UNPKBL pack/unpack long to byte
PERR pixel error (sum accross bytes of bytewise abs(i8v8 a - i8v8 b))

cmpbytes bytewise cmpeq of i8v8 a and i8v8 b (not part of MVI extentions)

this has some good examples for other operations that can be synthesised well 
from these rather meager vector ops (such as saturating add).
http://www.alphalinux.org/docs/MVI-full.html