mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 19:23:23 +01:00
dd18739c8d
Reapply r346374 with the fixes for modules build. Original summary: This change implements assembler parser, code emitter, ELF object writer and disassembler for the MSP430 ISA. Also, more instruction forms are added to the target description. Patch by Michael Skvortsov! llvm-svn: 346948
68 lines
1.5 KiB
LLVM
68 lines
1.5 KiB
LLVM
; RUN: llc < %s -march=msp430 | FileCheck %s
|
|
target datalayout = "e-p:16:16:16-i1:8:8-i8:8:8-i16:16:16-i32:16:16"
|
|
target triple = "msp430-generic-generic"
|
|
|
|
define i16 @am1(i16* %a) nounwind {
|
|
%1 = load i16, i16* %a
|
|
ret i16 %1
|
|
}
|
|
; CHECK-LABEL: am1:
|
|
; CHECK: mov 0(r12), r12
|
|
|
|
@foo = external global i16
|
|
|
|
define i16 @am2() nounwind {
|
|
%1 = load i16, i16* @foo
|
|
ret i16 %1
|
|
}
|
|
; CHECK-LABEL: am2:
|
|
; CHECK: mov &foo, r12
|
|
|
|
@bar = internal constant [2 x i8] [ i8 32, i8 64 ]
|
|
|
|
define i8 @am3(i16 %n) nounwind {
|
|
%1 = getelementptr [2 x i8], [2 x i8]* @bar, i16 0, i16 %n
|
|
%2 = load i8, i8* %1
|
|
ret i8 %2
|
|
}
|
|
; CHECK-LABEL: am3:
|
|
; CHECK: mov.b bar(r12), r12
|
|
|
|
define i16 @am4() nounwind {
|
|
%1 = load volatile i16, i16* inttoptr(i16 32 to i16*)
|
|
ret i16 %1
|
|
}
|
|
; CHECK-LABEL: am4:
|
|
; CHECK: mov &32, r12
|
|
|
|
define i16 @am5(i16* %a) nounwind {
|
|
%1 = getelementptr i16, i16* %a, i16 2
|
|
%2 = load i16, i16* %1
|
|
ret i16 %2
|
|
}
|
|
; CHECK-LABEL: am5:
|
|
; CHECK: mov 4(r12), r12
|
|
|
|
%S = type { i16, i16 }
|
|
@baz = common global %S zeroinitializer, align 1
|
|
|
|
define i16 @am6() nounwind {
|
|
%1 = load i16, i16* getelementptr (%S, %S* @baz, i32 0, i32 1)
|
|
ret i16 %1
|
|
}
|
|
; CHECK-LABEL: am6:
|
|
; CHECK: mov &baz+2, r12
|
|
|
|
%T = type { i16, [2 x i8] }
|
|
@duh = internal constant %T { i16 16, [2 x i8][i8 32, i8 64 ] }
|
|
|
|
define i8 @am7(i16 %n) nounwind {
|
|
%1 = getelementptr %T, %T* @duh, i32 0, i32 1
|
|
%2 = getelementptr [2 x i8], [2 x i8]* %1, i16 0, i16 %n
|
|
%3= load i8, i8* %2
|
|
ret i8 %3
|
|
}
|
|
; CHECK-LABEL: am7:
|
|
; CHECK: mov.b duh+2(r12), r12
|
|
|