mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2025-01-31 20:51:52 +01:00
141144803d
This change attempts to shrink scalar AND, OR and XOR instructions which take an immediate that isn't inlineable. It performs: AND s0, s0, ~(1 << n) -> BITSET0 s0, n OR s0, s0, (1 << n) -> BITSET1 s0, n AND s0, s1, x -> ANDN2 s0, s1, ~x OR s0, s1, x -> ORN2 s0, s1, ~x XOR s0, s1, x -> XNOR s0, s1, ~x In particular, this catches setting and clearing the sign bit for fabs (and x, 0x7ffffffff -> bitset0 x, 31 and or x, 0x80000000 -> bitset1 x, 31). llvm-svn: 348601
50 lines
1.4 KiB
LLVM
50 lines
1.4 KiB
LLVM
; RUN: llc -march=amdgcn -mcpu=tahiti -mattr=-flat-for-global -verify-machineinstrs < %s | FileCheck -check-prefix=SI %s
|
|
|
|
; SI-LABEL: {{^}}s_clear_msb:
|
|
; SI: s_bitset0_b32 s{{[0-9]+}}, 31
|
|
define amdgpu_kernel void @s_clear_msb(i32 addrspace(1)* %out, i32 %in) {
|
|
%x = and i32 %in, 2147483647
|
|
store i32 %x, i32 addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; SI-LABEL: {{^}}s_set_msb:
|
|
; SI: s_bitset1_b32 s{{[0-9]+}}, 31
|
|
define amdgpu_kernel void @s_set_msb(i32 addrspace(1)* %out, i32 %in) {
|
|
%x = or i32 %in, 2147483648
|
|
store i32 %x, i32 addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; SI-LABEL: {{^}}s_clear_lsb:
|
|
; SI: s_and_b32 s{{[0-9]+}}, s{{[0-9]+}}, -2
|
|
define amdgpu_kernel void @s_clear_lsb(i32 addrspace(1)* %out, i32 %in) {
|
|
%x = and i32 %in, 4294967294
|
|
store i32 %x, i32 addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; SI-LABEL: {{^}}s_set_lsb:
|
|
; SI: s_or_b32 s{{[0-9]+}}, s{{[0-9]+}}, 1
|
|
define amdgpu_kernel void @s_set_lsb(i32 addrspace(1)* %out, i32 %in) {
|
|
%x = or i32 %in, 1
|
|
store i32 %x, i32 addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; SI-LABEL: {{^}}s_clear_midbit:
|
|
; SI: s_bitset0_b32 s{{[0-9]+}}, 8
|
|
define amdgpu_kernel void @s_clear_midbit(i32 addrspace(1)* %out, i32 %in) {
|
|
%x = and i32 %in, 4294967039
|
|
store i32 %x, i32 addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; SI-LABEL: {{^}}s_set_midbit:
|
|
; SI: s_bitset1_b32 s{{[0-9]+}}, 8
|
|
define amdgpu_kernel void @s_set_midbit(i32 addrspace(1)* %out, i32 %in) {
|
|
%x = or i32 %in, 256
|
|
store i32 %x, i32 addrspace(1)* %out
|
|
ret void
|
|
}
|