mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 19:23:23 +01:00
74a8dfdced
Summary: This patch introduces command-line support for the Armv8.6-a architecture and assembly support for BFloat16. Details can be found https://community.arm.com/developer/ip-products/processors/b/processors-ip-blog/posts/arm-architecture-developments-armv8-6-a in addition to the GCC patch for the 8..6-a CLI: https://gcc.gnu.org/legacy-ml/gcc-patches/2019-11/msg02647.html In detail this patch - march options for armv8.6-a - BFloat16 assembly This is part of a patch series, starting with command-line and Bfloat16 assembly support. The subsequent patches will upstream intrinsics support for BFloat16, followed by Matrix Multiplication and the remaining Virtualization features of the armv8.6-a architecture. Based on work by: - labrinea - MarkMurrayARM - Luke Cheeseman - Javed Asbar - Mikhail Maltsev - Luke Geeson Reviewers: SjoerdMeijer, craig.topper, rjmccall, jfb, LukeGeeson Reviewed By: SjoerdMeijer Subscribers: stuij, kristof.beyls, hiraditya, dexonsmith, danielkiss, cfe-commits, llvm-commits Tags: #clang, #llvm Differential Revision: https://reviews.llvm.org/D76062
30 lines
1005 B
ArmAsm
30 lines
1005 B
ArmAsm
// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sve,+bf16 < %s \
|
|
// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
|
|
// RUN: not llvm-mc -triple=aarch64 -show-encoding < %s 2>&1 \
|
|
// RUN: | FileCheck %s --check-prefix=CHECK-ERROR
|
|
|
|
bfcvtnt z0.H, p0/m, z1.S
|
|
// CHECK-INST: bfcvtnt z0.h, p0/m, z1.s
|
|
// CHECK-ENCODING: [0x20,0xa0,0x8a,0x64]
|
|
// CHECK-ERROR: instruction requires: bf16 sve
|
|
|
|
movprfx z0.S, p0/m, z2.S
|
|
// CHECK-INST: movprfx z0.s, p0/m, z2.s
|
|
// CHECK-ENCODING: [0x40,0x20,0x91,0x04]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
|
|
bfcvtnt z0.H, p0/m, z1.S
|
|
// CHECK-INST: bfcvtnt z0.h, p0/m, z1.s
|
|
// CHECK-ENCODING: [0x20,0xa0,0x8a,0x64]
|
|
// CHECK-ERROR: instruction requires: bf16 sve
|
|
|
|
movprfx z0, z2
|
|
// CHECK-INST: movprfx z0, z2
|
|
// CHECK-ENCODING: [0x40,0xbc,0x20,0x04]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
|
|
bfcvtnt z0.H, p0/m, z1.S
|
|
// CHECK-INST: bfcvtnt z0.h, p0/m, z1.s
|
|
// CHECK-ENCODING: [0x20,0xa0,0x8a,0x64]
|
|
// CHECK-ERROR: instruction requires: bf16 sve
|