mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 19:23:23 +01:00
1c1cc1c5ed
As announced here: http://lists.llvm.org/pipermail/llvm-dev/2019-April/131786.html Grouped option syntax (POSIX Utility Conventions) does not play well with -long-option A subsequent change will reject -long-option.
109 lines
3.4 KiB
ArmAsm
109 lines
3.4 KiB
ArmAsm
// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sve < %s \
|
|
// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
|
|
// RUN: not llvm-mc -triple=aarch64 -show-encoding < %s 2>&1 \
|
|
// RUN: | FileCheck %s --check-prefix=CHECK-ERROR
|
|
// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sve < %s \
|
|
// RUN: | llvm-objdump -d --mattr=+sve - | FileCheck %s --check-prefix=CHECK-INST
|
|
// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sve < %s \
|
|
// RUN: | llvm-objdump -d - | FileCheck %s --check-prefix=CHECK-UNKNOWN
|
|
|
|
decp x0, p0.b
|
|
// CHECK-INST: decp x0, p0.b
|
|
// CHECK-ENCODING: [0x00,0x88,0x2d,0x25]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: 00 88 2d 25 <unknown>
|
|
|
|
decp x0, p0.h
|
|
// CHECK-INST: decp x0, p0.h
|
|
// CHECK-ENCODING: [0x00,0x88,0x6d,0x25]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: 00 88 6d 25 <unknown>
|
|
|
|
decp x0, p0.s
|
|
// CHECK-INST: decp x0, p0.s
|
|
// CHECK-ENCODING: [0x00,0x88,0xad,0x25]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: 00 88 ad 25 <unknown>
|
|
|
|
decp x0, p0.d
|
|
// CHECK-INST: decp x0, p0.d
|
|
// CHECK-ENCODING: [0x00,0x88,0xed,0x25]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: 00 88 ed 25 <unknown>
|
|
|
|
decp xzr, p15.b
|
|
// CHECK-INST: decp xzr, p15.b
|
|
// CHECK-ENCODING: [0xff,0x89,0x2d,0x25]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: ff 89 2d 25 <unknown>
|
|
|
|
decp xzr, p15.h
|
|
// CHECK-INST: decp xzr, p15.h
|
|
// CHECK-ENCODING: [0xff,0x89,0x6d,0x25]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: ff 89 6d 25 <unknown>
|
|
|
|
decp xzr, p15.s
|
|
// CHECK-INST: decp xzr, p15.s
|
|
// CHECK-ENCODING: [0xff,0x89,0xad,0x25]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: ff 89 ad 25 <unknown>
|
|
|
|
decp xzr, p15.d
|
|
// CHECK-INST: decp xzr, p15.d
|
|
// CHECK-ENCODING: [0xff,0x89,0xed,0x25]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: ff 89 ed 25 <unknown>
|
|
|
|
decp z31.h, p15
|
|
// CHECK-INST: decp z31.h, p15.h
|
|
// CHECK-ENCODING: [0xff,0x81,0x6d,0x25]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: ff 81 6d 25 <unknown>
|
|
|
|
decp z31.h, p15.h
|
|
// CHECK-INST: decp z31.h, p15.h
|
|
// CHECK-ENCODING: [0xff,0x81,0x6d,0x25]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: ff 81 6d 25 <unknown>
|
|
|
|
decp z31.s, p15
|
|
// CHECK-INST: decp z31.s, p15.s
|
|
// CHECK-ENCODING: [0xff,0x81,0xad,0x25]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: ff 81 ad 25 <unknown>
|
|
|
|
decp z31.s, p15.s
|
|
// CHECK-INST: decp z31.s, p15.s
|
|
// CHECK-ENCODING: [0xff,0x81,0xad,0x25]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: ff 81 ad 25 <unknown>
|
|
|
|
decp z31.d, p15
|
|
// CHECK-INST: decp z31.d, p15.d
|
|
// CHECK-ENCODING: [0xff,0x81,0xed,0x25]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: ff 81 ed 25 <unknown>
|
|
|
|
decp z31.d, p15.d
|
|
// CHECK-INST: decp z31.d, p15.d
|
|
// CHECK-ENCODING: [0xff,0x81,0xed,0x25]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: ff 81 ed 25 <unknown>
|
|
|
|
|
|
// --------------------------------------------------------------------------//
|
|
// Test compatibility with MOVPRFX instruction.
|
|
|
|
movprfx z31, z6
|
|
// CHECK-INST: movprfx z31, z6
|
|
// CHECK-ENCODING: [0xdf,0xbc,0x20,0x04]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: df bc 20 04 <unknown>
|
|
|
|
decp z31.d, p15.d
|
|
// CHECK-INST: decp z31.d, p15
|
|
// CHECK-ENCODING: [0xff,0x81,0xed,0x25]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: ff 81 ed 25 <unknown>
|