mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 19:23:23 +01:00
1c1cc1c5ed
As announced here: http://lists.llvm.org/pipermail/llvm-dev/2019-April/131786.html Grouped option syntax (POSIX Utility Conventions) does not play well with -long-option A subsequent change will reject -long-option.
117 lines
4.2 KiB
ArmAsm
117 lines
4.2 KiB
ArmAsm
// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sve < %s \
|
|
// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
|
|
// RUN: not llvm-mc -triple=aarch64 -show-encoding < %s 2>&1 \
|
|
// RUN: | FileCheck %s --check-prefix=CHECK-ERROR
|
|
// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sve < %s \
|
|
// RUN: | llvm-objdump -d --mattr=+sve - | FileCheck %s --check-prefix=CHECK-INST
|
|
// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sve < %s \
|
|
// RUN: | llvm-objdump -d - | FileCheck %s --check-prefix=CHECK-UNKNOWN
|
|
|
|
ldff1sb { z31.h }, p7/z, [sp]
|
|
// CHECK-INST: ldff1sb { z31.h }, p7/z, [sp]
|
|
// CHECK-ENCODING: [0xff,0x7f,0xdf,0xa5]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: ff 7f df a5 <unknown>
|
|
|
|
ldff1sb { z31.s }, p7/z, [sp]
|
|
// CHECK-INST: ldff1sb { z31.s }, p7/z, [sp]
|
|
// CHECK-ENCODING: [0xff,0x7f,0xbf,0xa5]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: ff 7f bf a5 <unknown>
|
|
|
|
ldff1sb { z31.d }, p7/z, [sp]
|
|
// CHECK-INST: ldff1sb { z31.d }, p7/z, [sp]
|
|
// CHECK-ENCODING: [0xff,0x7f,0x9f,0xa5]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: ff 7f 9f a5 <unknown>
|
|
|
|
ldff1sb { z31.h }, p7/z, [sp, xzr]
|
|
// CHECK-INST: ldff1sb { z31.h }, p7/z, [sp]
|
|
// CHECK-ENCODING: [0xff,0x7f,0xdf,0xa5]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: ff 7f df a5 <unknown>
|
|
|
|
ldff1sb { z31.s }, p7/z, [sp, xzr]
|
|
// CHECK-INST: ldff1sb { z31.s }, p7/z, [sp]
|
|
// CHECK-ENCODING: [0xff,0x7f,0xbf,0xa5]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: ff 7f bf a5 <unknown>
|
|
|
|
ldff1sb { z31.d }, p7/z, [sp, xzr]
|
|
// CHECK-INST: ldff1sb { z31.d }, p7/z, [sp]
|
|
// CHECK-ENCODING: [0xff,0x7f,0x9f,0xa5]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: ff 7f 9f a5 <unknown>
|
|
|
|
ldff1sb { z0.h }, p0/z, [x0, x0]
|
|
// CHECK-INST: ldff1sb { z0.h }, p0/z, [x0, x0]
|
|
// CHECK-ENCODING: [0x00,0x60,0xc0,0xa5]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: 00 60 c0 a5 <unknown>
|
|
|
|
ldff1sb { z0.s }, p0/z, [x0, x0]
|
|
// CHECK-INST: ldff1sb { z0.s }, p0/z, [x0, x0]
|
|
// CHECK-ENCODING: [0x00,0x60,0xa0,0xa5]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: 00 60 a0 a5 <unknown>
|
|
|
|
ldff1sb { z0.d }, p0/z, [x0, x0]
|
|
// CHECK-INST: ldff1sb { z0.d }, p0/z, [x0, x0]
|
|
// CHECK-ENCODING: [0x00,0x60,0x80,0xa5]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: 00 60 80 a5 <unknown>
|
|
|
|
ldff1sb { z0.s }, p0/z, [x0, z0.s, uxtw]
|
|
// CHECK-INST: ldff1sb { z0.s }, p0/z, [x0, z0.s, uxtw]
|
|
// CHECK-ENCODING: [0x00,0x20,0x00,0x84]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: 00 20 00 84 <unknown>
|
|
|
|
ldff1sb { z0.s }, p0/z, [x0, z0.s, sxtw]
|
|
// CHECK-INST: ldff1sb { z0.s }, p0/z, [x0, z0.s, sxtw]
|
|
// CHECK-ENCODING: [0x00,0x20,0x40,0x84]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: 00 20 40 84 <unknown>
|
|
|
|
ldff1sb { z31.d }, p7/z, [sp, z31.d]
|
|
// CHECK-INST: ldff1sb { z31.d }, p7/z, [sp, z31.d]
|
|
// CHECK-ENCODING: [0xff,0xbf,0x5f,0xc4]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: ff bf 5f c4 <unknown>
|
|
|
|
ldff1sb { z21.d }, p5/z, [x10, z21.d, uxtw]
|
|
// CHECK-INST: ldff1sb { z21.d }, p5/z, [x10, z21.d, uxtw]
|
|
// CHECK-ENCODING: [0x55,0x35,0x15,0xc4]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: 55 35 15 c4 <unknown>
|
|
|
|
ldff1sb { z21.d }, p5/z, [x10, z21.d, sxtw]
|
|
// CHECK-INST: ldff1sb { z21.d }, p5/z, [x10, z21.d, sxtw]
|
|
// CHECK-ENCODING: [0x55,0x35,0x55,0xc4]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: 55 35 55 c4 <unknown>
|
|
|
|
ldff1sb { z31.s }, p7/z, [z31.s, #31]
|
|
// CHECK-INST: ldff1sb { z31.s }, p7/z, [z31.s, #31]
|
|
// CHECK-ENCODING: [0xff,0xbf,0x3f,0x84]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: ff bf 3f 84 <unknown>
|
|
|
|
ldff1sb { z0.s }, p0/z, [z0.s]
|
|
// CHECK-INST: ldff1sb { z0.s }, p0/z, [z0.s]
|
|
// CHECK-ENCODING: [0x00,0xa0,0x20,0x84]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: 00 a0 20 84 <unknown>
|
|
|
|
ldff1sb { z31.d }, p7/z, [z31.d, #31]
|
|
// CHECK-INST: ldff1sb { z31.d }, p7/z, [z31.d, #31]
|
|
// CHECK-ENCODING: [0xff,0xbf,0x3f,0xc4]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: ff bf 3f c4 <unknown>
|
|
|
|
ldff1sb { z0.d }, p0/z, [z0.d]
|
|
// CHECK-INST: ldff1sb { z0.d }, p0/z, [z0.d]
|
|
// CHECK-ENCODING: [0x00,0xa0,0x20,0xc4]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: 00 a0 20 c4 <unknown>
|