mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-23 04:52:54 +02:00
508f6988b6
Includes a hack to fix the type selected for the GlobalAddress of the function, which will be fixed by changing the default datalayout to use generic pointers for 0. llvm-svn: 309732
87 lines
2.6 KiB
C++
87 lines
2.6 KiB
C++
//===-- AMDGPURegisterInfo.cpp - AMDGPU Register Information -------------===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
/// \file
|
|
/// \brief Parent TargetRegisterInfo class common to all hw codegen targets.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "AMDGPURegisterInfo.h"
|
|
#include "AMDGPUTargetMachine.h"
|
|
#include "SIRegisterInfo.h"
|
|
|
|
using namespace llvm;
|
|
|
|
AMDGPURegisterInfo::AMDGPURegisterInfo() : AMDGPUGenRegisterInfo(0) {}
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Function handling callbacks - Functions are a seldom used feature of GPUS, so
|
|
// they are not supported at this time.
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
unsigned AMDGPURegisterInfo::getSubRegFromChannel(unsigned Channel) const {
|
|
static const unsigned SubRegs[] = {
|
|
AMDGPU::sub0, AMDGPU::sub1, AMDGPU::sub2, AMDGPU::sub3, AMDGPU::sub4,
|
|
AMDGPU::sub5, AMDGPU::sub6, AMDGPU::sub7, AMDGPU::sub8, AMDGPU::sub9,
|
|
AMDGPU::sub10, AMDGPU::sub11, AMDGPU::sub12, AMDGPU::sub13, AMDGPU::sub14,
|
|
AMDGPU::sub15
|
|
};
|
|
|
|
assert(Channel < array_lengthof(SubRegs));
|
|
return SubRegs[Channel];
|
|
}
|
|
|
|
#define GET_REGINFO_TARGET_DESC
|
|
#include "AMDGPUGenRegisterInfo.inc"
|
|
|
|
// Forced to be here by one .inc
|
|
const MCPhysReg *SIRegisterInfo::getCalleeSavedRegs(
|
|
const MachineFunction *MF) const {
|
|
CallingConv::ID CC = MF->getFunction()->getCallingConv();
|
|
switch (CC) {
|
|
case CallingConv::C:
|
|
case CallingConv::Fast:
|
|
return CSR_AMDGPU_HighRegs_SaveList;
|
|
default: {
|
|
// Dummy to not crash RegisterClassInfo.
|
|
static const MCPhysReg NoCalleeSavedReg = AMDGPU::NoRegister;
|
|
return &NoCalleeSavedReg;
|
|
}
|
|
}
|
|
}
|
|
|
|
const MCPhysReg *
|
|
SIRegisterInfo::getCalleeSavedRegsViaCopy(const MachineFunction *MF) const {
|
|
// FIXME
|
|
static MCPhysReg Regs[2];
|
|
|
|
const SIMachineFunctionInfo *MFI = MF->getInfo<SIMachineFunctionInfo>();
|
|
assert(!MFI->isEntryFunction());
|
|
|
|
Regs[0] = MFI->getFrameOffsetReg();
|
|
Regs[1] = AMDGPU::NoRegister;
|
|
|
|
return Regs;
|
|
}
|
|
|
|
const uint32_t *SIRegisterInfo::getCallPreservedMask(const MachineFunction &MF,
|
|
CallingConv::ID CC) const {
|
|
switch (CC) {
|
|
case CallingConv::C:
|
|
case CallingConv::Fast:
|
|
return CSR_AMDGPU_HighRegs_RegMask;
|
|
default:
|
|
return nullptr;
|
|
}
|
|
}
|
|
|
|
unsigned SIRegisterInfo::getFrameRegister(const MachineFunction &MF) const {
|
|
return AMDGPU::NoRegister;
|
|
}
|