1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 03:02:36 +01:00
llvm-mirror/test/CodeGen/AMDGPU/coalescer_distribute.ll
Matt Arsenault 56da14b37c AMDGPU: Don't use spir_kernel in a test
Also use verify-machineinstrs.

llvm-svn: 336374
2018-07-05 17:01:29 +00:00

53 lines
1.1 KiB
LLVM

; RUN: llc -mtriple=amdgcn-- -verify-machineinstrs -o /dev/null %s
; This testcase produces a situation with unused value numbers in subregister
; liveranges that get distributed by ConnectedVNInfoEqClasses.
define amdgpu_kernel void @hoge() {
bb:
%tmp = tail call i32 @llvm.amdgcn.workitem.id.x()
br i1 undef, label %bb2, label %bb23
bb2:
br i1 undef, label %bb6, label %bb8
bb6:
%tmp7 = or i64 undef, undef
br label %bb8
bb8:
%tmp9 = phi i64 [ %tmp7, %bb6 ], [ undef, %bb2 ]
%tmp10 = icmp eq i32 %tmp, 0
br i1 %tmp10, label %bb11, label %bb23
bb11:
br i1 undef, label %bb20, label %bb17
bb17:
br label %bb20
bb20:
%tmp21 = phi i64 [ undef, %bb17 ], [ %tmp9, %bb11 ]
%tmp22 = trunc i64 %tmp21 to i32
br label %bb23
bb23:
%tmp24 = phi i32 [ %tmp22, %bb20 ], [ undef, %bb8 ], [ undef, %bb ]
br label %bb25
bb25:
%tmp26 = phi i32 [ %tmp24, %bb23 ], [ undef, %bb25 ]
br i1 undef, label %bb25, label %bb30
bb30:
br i1 undef, label %bb32, label %bb34
bb32:
%tmp33 = zext i32 %tmp26 to i64
br label %bb34
bb34:
ret void
}
declare i32 @llvm.amdgcn.workitem.id.x()