1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 03:33:20 +01:00
llvm-mirror/test/CodeGen/PowerPC/small-arguments.ll
Reid Spencer 44d34e9b61 For PR1553:
Change the keywords for the zext and sext parameter attributes to be 
zeroext and signext so they don't conflict with the keywords for the
instructions of the same name. This gets around the ambiguity.

llvm-svn: 40069
2007-07-19 23:13:04 +00:00

53 lines
1.1 KiB
LLVM

; RUN: llvm-as < %s | llc -march=ppc32 | not grep {extsh\\|rlwinm}
declare i16 @foo() signext
define i32 @test1(i16 signext %X) {
%Y = sext i16 %X to i32 ;; dead
ret i32 %Y
}
define i32 @test2(i16 zeroext %X) {
%Y = sext i16 %X to i32
%Z = and i32 %Y, 65535 ;; dead
ret i32 %Z
}
define void @test3() {
%tmp.0 = call i16 @foo() signext ;; no extsh!
%tmp.1 = icmp slt i16 %tmp.0, 1234
br i1 %tmp.1, label %then, label %UnifiedReturnBlock
then:
call i32 @test1(i16 0 signext)
ret void
UnifiedReturnBlock:
ret void
}
define i32 @test4(i16* %P) {
%tmp.1 = load i16* %P
%tmp.2 = zext i16 %tmp.1 to i32
%tmp.3 = and i32 %tmp.2, 255
ret i32 %tmp.3
}
define i32 @test5(i16* %P) {
%tmp.1 = load i16* %P
%tmp.2 = bitcast i16 %tmp.1 to i16
%tmp.3 = zext i16 %tmp.2 to i32
%tmp.4 = and i32 %tmp.3, 255
ret i32 %tmp.4
}
define i32 @test6(i32* %P) {
%tmp.1 = load i32* %P
%tmp.2 = and i32 %tmp.1, 255
ret i32 %tmp.2
}
define i16 @test7(float %a) zeroext {
%tmp.1 = fptoui float %a to i16
ret i16 %tmp.1
}