RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-02-01 05:01:59 +01:00
Code Issues Projects Releases Wiki Activity
llvm-mirror/test/MC/ARM/directive-arch_extension-fp.s
David Spickett 4187c2aea8 [Arm][MC] Remove unused prefixes in .arch_extension fp tests 
idiv: There is no difference between Armv7m and Thumbv7M
behaviour so the specific CHECKs are not needed.
The errors for Armv7-a and Thumbv7-a will always
include "ARM" or "THUMB" respectively so they need their
own CHECK prefix, making CHECK-V7 redundant.

mp: Behaviour is dependent on whether the triple is v6/v7/v7M
regardless of being Arm or Thumb. So we don't need the more
specific CHECK-ARMv7M etc.

simd: Errors are either v7 only, or v7 and v8 so CHECK-V8
is not needed.

fp: Same as simd

Reviewed By: ostannard

Differential Revision: https://reviews.llvm.org/D90918
2020-11-06 15:13:07 +00:00

284 lines
8.4 KiB
ArmAsm
Raw Blame History

@ RUN: not llvm-mc -triple armv7-eabi -filetype asm -o /dev/null 2>&1 %s \
@ RUN: | FileCheck %s -check-prefix CHECK-V7 -check-prefix CHECK
@ RUN: not llvm-mc -triple armv8-eabi -filetype asm -o /dev/null 2>&1 %s \
@ RUN: | FileCheck %s -check-prefix CHECK
@ RUN: not llvm-mc -triple thumbv7-eabi -filetype asm -o /dev/null 2>&1 %s \
@ RUN: | FileCheck %s -check-prefix CHECK-V7 -check-prefix CHECK
@ RUN: not llvm-mc -triple thumbv8-eabi -filetype asm -o /dev/null 2>&1 %s \
@ RUN: | FileCheck %s -check-prefix CHECK
.syntax unified
.arch_extension fp
@ CHECK-V7: error: architectural extension 'fp' is not allowed for the current base architecture
@ CHECK-V7-NEXT: .arch_extension fp
@ CHECK-V7-NEXT: ^
.type fp,%function
fp:
vmrs r0, mvfr2
@ CHECK-V7: instruction requires: FPARMv8
vselgt.f32 s0, s0, s0
@ CHECK-V7: instruction requires: FPARMv8
vselge.f32 s0, s0, s0
@ CHECK-V7: instruction requires: FPARMv8
vseleq.f32 s0, s0, s0
@ CHECK-V7: instruction requires: FPARMv8
vselvs.f32 s0, s0, s0
@ CHECK-V7: instruction requires: FPARMv8
vmaxnm.f32 s0, s0, s0
@ CHECK-V7: instruction requires: FPARMv8
vminnm.f32 s0, s0, s0
@ CHECK-V7: instruction requires: FPARMv8
vselgt.f64 d0, d0, d0
@ CHECK-V7: instruction requires: FPARMv8
vselge.f64 d0, d0, d0
@ CHECK-V7: instruction requires: FPARMv8
vseleq.f64 d0, d0, d0
@ CHECK-V7: instruction requires: FPARMv8
vselvs.f64 d0, d0, d0
@ CHECK-V7: instruction requires: FPARMv8
vmaxnm.f64 d0, d0, d0
@ CHECK-V7: instruction requires: FPARMv8
vminnm.f64 d0, d0, d0
@ CHECK-V7: instruction requires: FPARMv8
vcvtb.f64.f16 d0, s0
@ CHECK-V7: instruction requires: FPARMv8
vcvtb.f16.f64 s0, d0
@ CHECK-V7: instruction requires: FPARMv8
vcvtt.f64.f16 d0, s0
@ CHECK-V7: instruction requires: FPARMv8
vcvtt.f16.f64 s0, d0
@ CHECK-V7: instruction requires: FPARMv8
vcvta.s32.f32 s0, s0
@ CHECK-V7: instruction requires: FPARMv8
vcvta.u32.f32 s0, s0
@ CHECK-V7: instruction requires: FPARMv8
vcvta.s32.f64 s0, d0
@ CHECK-V7: instruction requires: FPARMv8
vcvta.u32.f64 s0, d0
@ CHECK-V7: instruction requires: FPARMv8
vcvtn.s32.f32 s0, s0
@ CHECK-V7: instruction requires: FPARMv8
vcvtn.u32.f32 s0, s0
@ CHECK-V7: instruction requires: FPARMv8
vcvtn.s32.f64 s0, d0
@ CHECK-V7: instruction requires: FPARMv8
vcvtn.u32.f64 s0, d0
@ CHECK-V7: instruction requires: FPARMv8
vcvtp.s32.f32 s0, s0
@ CHECK-V7: instruction requires: FPARMv8
vcvtp.u32.f32 s0, s0
@ CHECK-V7: instruction requires: FPARMv8
vcvtp.s32.f64 s0, d0
@ CHECK-V7: instruction requires: FPARMv8
vcvtp.u32.f64 s0, d0
@ CHECK-V7: instruction requires: FPARMv8
vcvtm.s32.f32 s0, s0
@ CHECK-V7: instruction requires: FPARMv8
vcvtm.u32.f32 s0, s0
@ CHECK-V7: instruction requires: FPARMv8
vcvtm.s32.f64 s0, d0
@ CHECK-V7: instruction requires: FPARMv8
vcvtm.u32.f64 s0, d0
@ CHECK-V7: instruction requires: FPARMv8
vrintz.f32 s0, s1
@ CHECK-V7: instruction requires: FPARMv8
vrintz.f64 d0, d1
@ CHECK-V7: instruction requires: FPARMv8
vrintz.f32.f32 s0, s0
@ CHECK-V7: instruction requires: FPARMv8
vrintz.f64.f64 d0, d0
@ CHECK-V7: instruction requires: FPARMv8
vrintr.f32 s0, s1
@ CHECK-V7: instruction requires: FPARMv8
vrintr.f64 d0, d1
@ CHECK-V7: instruction requires: FPARMv8
vrintr.f32.f32 s0, s0
@ CHECK-V7: instruction requires: FPARMv8
vrintr.f64.f64 d0, d0
@ CHECK-V7: instruction requires: FPARMv8
vrintx.f32 s0, s1
@ CHECK-V7: instruction requires: FPARMv8
vrintx.f64 d0, d1
@ CHECK-V7: instruction requires: FPARMv8
vrintx.f32.f32 s0, s0
@ CHECK-V7: instruction requires: FPARMv8
vrintx.f64.f64 d0, d0
@ CHECK-V7: instruction requires: FPARMv8
vrinta.f32 s0, s0
@ CHECK-V7: instruction requires: FPARMv8
vrinta.f64 d0, d0
@ CHECK-V7: instruction requires: FPARMv8
vrinta.f32.f32 s0, s0
@ CHECK-V7: instruction requires: FPARMv8
vrinta.f64.f64 d0, d0
@ CHECK-V7: instruction requires: FPARMv8
vrintn.f32 s0, s0
@ CHECK-V7: instruction requires: FPARMv8
vrintn.f64 d0, d0
@ CHECK-V7: instruction requires: FPARMv8
vrintn.f32.f32 s0, s0
@ CHECK-V7: instruction requires: FPARMv8
vrintn.f64.f64 d0, d0
@ CHECK-V7: instruction requires: FPARMv8
vrintp.f32 s0, s0
@ CHECK-V7: instruction requires: FPARMv8
vrintp.f64 d0, d0
@ CHECK-V7: instruction requires: FPARMv8
vrintp.f32.f32 s0, s0
@ CHECK-V7: instruction requires: FPARMv8
vrintp.f64.f64 d0, d0
@ CHECK-V7: instruction requires: FPARMv8
vrintm.f32 s0, s0
@ CHECK-V7: instruction requires: FPARMv8
vrintm.f64 d0, d0
@ CHECK-V7: instruction requires: FPARMv8
vrintm.f32.f32 s0, s0
@ CHECK-V7: instruction requires: FPARMv8
vrintm.f64.f64 d0, d0
@ CHECK-V7: instruction requires: FPARMv8
.arch_extension nofp
@ CHECK-V7: error: architectural extension 'fp' is not allowed for the current base architecture
@ CHECK-V7-NEXT: .arch_extension nofp
@ CHECK-V7-NEXT: ^
.type nofp,%function
nofp:
vmrs r0, mvfr2
@ CHECK: instruction requires: FPARMv8
vselgt.f32 s0, s0, s0
@ CHECK: instruction requires: FPARMv8
vselge.f32 s0, s0, s0
@ CHECK: instruction requires: FPARMv8
vseleq.f32 s0, s0, s0
@ CHECK: instruction requires: FPARMv8
vselvs.f32 s0, s0, s0
@ CHECK: instruction requires: FPARMv8
vmaxnm.f32 s0, s0, s0
@ CHECK: instruction requires: FPARMv8
vminnm.f32 s0, s0, s0
@ CHECK: instruction requires: FPARMv8
vselgt.f64 d0, d0, d0
@ CHECK: instruction requires: FPARMv8
vselge.f64 d0, d0, d0
@ CHECK: instruction requires: FPARMv8
vseleq.f64 d0, d0, d0
@ CHECK: instruction requires: FPARMv8
vselvs.f64 d0, d0, d0
@ CHECK: instruction requires: FPARMv8
vmaxnm.f64 d0, d0, d0
@ CHECK: instruction requires: FPARMv8
vminnm.f64 d0, d0, d0
@ CHECK: instruction requires: FPARMv8
vcvtb.f64.f16 d0, s0
@ CHECK: instruction requires: FPARMv8
vcvtb.f16.f64 s0, d0
@ CHECK: instruction requires: FPARMv8
vcvtt.f64.f16 d0, s0
@ CHECK: instruction requires: FPARMv8
vcvtt.f16.f64 s0, d0
@ CHECK: instruction requires: FPARMv8
vcvta.s32.f32 s0, s0
@ CHECK: instruction requires: FPARMv8
vcvta.u32.f32 s0, s0
@ CHECK: instruction requires: FPARMv8
vcvta.s32.f64 s0, d0
@ CHECK: instruction requires: FPARMv8
vcvta.u32.f64 s0, d0
@ CHECK: instruction requires: FPARMv8
vcvtn.s32.f32 s0, s0
@ CHECK: instruction requires: FPARMv8
vcvtn.u32.f32 s0, s0
@ CHECK: instruction requires: FPARMv8
vcvtn.s32.f64 s0, d0
@ CHECK: instruction requires: FPARMv8
vcvtn.u32.f64 s0, d0
@ CHECK: instruction requires: FPARMv8
vcvtp.s32.f32 s0, s0
@ CHECK: instruction requires: FPARMv8
vcvtp.u32.f32 s0, s0
@ CHECK: instruction requires: FPARMv8
vcvtp.s32.f64 s0, d0
@ CHECK: instruction requires: FPARMv8
vcvtp.u32.f64 s0, d0
@ CHECK: instruction requires: FPARMv8
vcvtm.s32.f32 s0, s0
@ CHECK: instruction requires: FPARMv8
vcvtm.u32.f32 s0, s0
@ CHECK: instruction requires: FPARMv8
vcvtm.s32.f64 s0, d0
@ CHECK: instruction requires: FPARMv8
vcvtm.u32.f64 s0, d0
@ CHECK: instruction requires: FPARMv8
vrintz.f32 s0, s1
@ CHECK: instruction requires: FPARMv8
vrintz.f64 d0, d1
@ CHECK: instruction requires: FPARMv8
vrintz.f32.f32 s0, s0
@ CHECK: instruction requires: FPARMv8
vrintz.f64.f64 d0, d0
@ CHECK: instruction requires: FPARMv8
vrintr.f32 s0, s1
@ CHECK: instruction requires: FPARMv8
vrintr.f64 d0, d1
@ CHECK: instruction requires: FPARMv8
vrintr.f32.f32 s0, s0
@ CHECK: instruction requires: FPARMv8
vrintr.f64.f64 d0, d0
@ CHECK: instruction requires: FPARMv8
vrintx.f32 s0, s1
@ CHECK: instruction requires: FPARMv8
vrintx.f64 d0, d1
@ CHECK: instruction requires: FPARMv8
vrintx.f32.f32 s0, s0
@ CHECK: instruction requires: FPARMv8
vrintx.f64.f64 d0, d0
@ CHECK: instruction requires: FPARMv8
vrinta.f32 s0, s0
@ CHECK: instruction requires: FPARMv8
vrinta.f64 d0, d0
@ CHECK: instruction requires: FPARMv8
vrinta.f32.f32 s0, s0
@ CHECK: instruction requires: FPARMv8
vrinta.f64.f64 d0, d0
@ CHECK: instruction requires: FPARMv8
vrintn.f32 s0, s0
@ CHECK: instruction requires: FPARMv8
vrintn.f64 d0, d0
@ CHECK: instruction requires: FPARMv8
vrintn.f32.f32 s0, s0
@ CHECK: instruction requires: FPARMv8
vrintn.f64.f64 d0, d0
@ CHECK: instruction requires: FPARMv8
vrintp.f32 s0, s0
@ CHECK: instruction requires: FPARMv8
vrintp.f64 d0, d0
@ CHECK: instruction requires: FPARMv8
vrintp.f32.f32 s0, s0
@ CHECK: instruction requires: FPARMv8
vrintp.f64.f64 d0, d0
@ CHECK: instruction requires: FPARMv8
vrintm.f32 s0, s0
@ CHECK: instruction requires: FPARMv8
vrintm.f64 d0, d0
@ CHECK: instruction requires: FPARMv8
vrintm.f32.f32 s0, s0
@ CHECK: instruction requires: FPARMv8
vrintm.f64.f64 d0, d0
@ CHECK: instruction requires: FPARMv8
Reference in New Issue View Git Blame Copy Permalink