mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 11:13:28 +01:00
699d18eb82
Fix assert about using an undefined physical register in machine instruction verify pass. The reason is that register flag undef is missing when doing transformation from If Conversion Pass. ``` Bad machine code: Using an undefined physical register - function: func_65 - basic block: %bb.0 entry (0x10024740738) - instruction: BCLR killed $cr5lt, implicit $lr8, implicit $rm, implicit undef $x3 - operand 0: killed $cr5lt LLVM ERROR: Found 1 machine code errors. ``` There are also other existing testcases with same issue. So I add -verify-machineinstrs option to open verifying. Differential Revision: https://reviews.llvm.org/D55408 llvm-svn: 348566
30 lines
1.1 KiB
LLVM
30 lines
1.1 KiB
LLVM
; RUN: llc -verify-machineinstrs < %s -mtriple=powerpc64-unknown-linux-gnu -mcpu=pwr7 -mattr=-crbits | FileCheck %s
|
|
; RUN: llc -verify-machineinstrs < %s -mtriple=powerpc64-unknown-linux-gnu -mcpu=pwr7 | FileCheck %s -check-prefix=CHECK-CRB
|
|
target datalayout = "E-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-f128:128:128-v128:128:128-n32:64"
|
|
target triple = "powerpc64-unknown-linux-gnu"
|
|
|
|
define void @_Z8example3iPiS_() #0 {
|
|
entry:
|
|
br i1 undef, label %while.end, label %while.body.lr.ph
|
|
|
|
while.body.lr.ph: ; preds = %entry
|
|
br i1 undef, label %while.end, label %while.body
|
|
|
|
while.body: ; preds = %while.body, %while.body.lr.ph
|
|
br i1 false, label %while.end, label %while.body, !llvm.loop.vectorize.already_vectorized !0
|
|
|
|
while.end: ; preds = %while.body, %while.body.lr.ph, %entry
|
|
ret void
|
|
|
|
; CHECK: @_Z8example3iPiS_
|
|
; CHECK: bnelr
|
|
|
|
; CHECK-CRB: @_Z8example3iPiS_
|
|
; CHECK-CRB: bclr 12,
|
|
}
|
|
|
|
attributes #0 = { noinline nounwind }
|
|
|
|
!0 = !{}
|
|
|