mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 11:13:28 +01:00
36 lines
1.1 KiB
ArmAsm
36 lines
1.1 KiB
ArmAsm
// RUN: not llvm-mc -arch=amdgcn %s 2>&1 | FileCheck %s
|
|
// RUN: not llvm-mc -arch=amdgcn -mcpu=SI %s 2>&1 | FileCheck %s
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Generic checks
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
v_mul_i32_i24 v1, v2, 100
|
|
// CHECK: error: invalid operand for instruction
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// _e32 checks
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// Immediate src1
|
|
v_mul_i32_i24_e32 v1, v2, 100
|
|
// CHECK: error: invalid operand for instruction
|
|
|
|
// sgpr src1
|
|
v_mul_i32_i24_e32 v1, v2, s3
|
|
// CHECK: error: invalid operand for instruction
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// _e64 checks
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// Immediate src0
|
|
v_mul_i32_i24_e64 v1, 100, v3
|
|
// CHECK: error: invalid operand for instruction
|
|
|
|
// Immediate src1
|
|
v_mul_i32_i24_e64 v1, v2, 100
|
|
// CHECK: error: invalid operand for instruction
|
|
|
|
// TODO: Constant bus restrictions
|