mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-21 03:53:04 +02:00
ae65e281f3
to reflect the new license. We understand that people may be surprised that we're moving the header entirely to discuss the new license. We checked this carefully with the Foundation's lawyer and we believe this is the correct approach. Essentially, all code in the project is now made available by the LLVM project under our new license, so you will see that the license headers include that license only. Some of our contributors have contributed code under our old license, and accordingly, we have retained a copy of our old license notice in the top-level files in each project and repository. llvm-svn: 351636
43 lines
1.4 KiB
C++
43 lines
1.4 KiB
C++
//===- ARMRegisterBankInfo ---------------------------------------*- C++ -*-==//
|
|
//
|
|
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
// See https://llvm.org/LICENSE.txt for license information.
|
|
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
/// \file
|
|
/// This file declares the targeting of the RegisterBankInfo class for ARM.
|
|
/// \todo This should be generated by TableGen.
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_LIB_TARGET_ARM_ARMREGISTERBANKINFO_H
|
|
#define LLVM_LIB_TARGET_ARM_ARMREGISTERBANKINFO_H
|
|
|
|
#include "llvm/CodeGen/GlobalISel/RegisterBankInfo.h"
|
|
|
|
#define GET_REGBANK_DECLARATIONS
|
|
#include "ARMGenRegisterBank.inc"
|
|
|
|
namespace llvm {
|
|
|
|
class TargetRegisterInfo;
|
|
|
|
class ARMGenRegisterBankInfo : public RegisterBankInfo {
|
|
#define GET_TARGET_REGBANK_CLASS
|
|
#include "ARMGenRegisterBank.inc"
|
|
};
|
|
|
|
/// This class provides the information for the target register banks.
|
|
class ARMRegisterBankInfo final : public ARMGenRegisterBankInfo {
|
|
public:
|
|
ARMRegisterBankInfo(const TargetRegisterInfo &TRI);
|
|
|
|
const RegisterBank &
|
|
getRegBankFromRegClass(const TargetRegisterClass &RC) const override;
|
|
|
|
const InstructionMapping &
|
|
getInstrMapping(const MachineInstr &MI) const override;
|
|
};
|
|
} // End llvm namespace.
|
|
#endif
|