llvm-mirror

mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 03:33:20 +01:00

History

Bill Wendling 40a162f75f Instead of passing in an unsigned value for the optimization level, use an enum, which better identifies what the optimization is doing. And is more flexible for future uses. llvm-svn: 70440		2009-04-29 23:29:43 +00:00
..
AsmPrinter	Instead of passing in an unsigned value for the optimization level, use an enum,	2009-04-29 23:29:43 +00:00
Alpha.h	Instead of passing in an unsigned value for the optimization level, use an enum,	2009-04-29 23:29:43 +00:00
Alpha.td
AlphaBranchSelector.cpp
AlphaCodeEmitter.cpp
AlphaInstrFormats.td
AlphaInstrInfo.cpp
AlphaInstrInfo.h
AlphaInstrInfo.td	Add support to tablegen for naming the nodes themselves, not just the operands,	2009-03-19 05:21:56 +00:00
AlphaISelDAGToDAG.cpp
AlphaISelLowering.cpp
AlphaISelLowering.h
AlphaJITInfo.cpp
AlphaJITInfo.h
AlphaLLRP.cpp
AlphaRegisterInfo.cpp
AlphaRegisterInfo.h
AlphaRegisterInfo.td
AlphaRelocations.h
AlphaSchedule.td
AlphaSubtarget.cpp
AlphaSubtarget.h
AlphaTargetAsmInfo.cpp	Alpha always requires global relocations to be r/w regardless of PIC.	2009-03-29 17:14:14 +00:00
AlphaTargetAsmInfo.h	Alpha always requires global relocations to be r/w regardless of PIC.	2009-03-29 17:14:14 +00:00
AlphaTargetMachine.cpp	Instead of passing in an unsigned value for the optimization level, use an enum,	2009-04-29 23:29:43 +00:00
AlphaTargetMachine.h	Instead of passing in an unsigned value for the optimization level, use an enum,	2009-04-29 23:29:43 +00:00
CMakeLists.txt
Makefile
README.txt

README.txt

***

add gcc builtins for alpha instructions


***

custom expand byteswap into nifty 
extract/insert/mask byte/word/longword/quadword low/high
sequences

***

see if any of the extract/insert/mask operations can be added

***

match more interesting things for cmovlbc cmovlbs (move if low bit clear/set)

***

lower srem and urem

remq(i,j):  i - (j * divq(i,j)) if j != 0
remqu(i,j): i - (j * divqu(i,j)) if j != 0
reml(i,j):  i - (j * divl(i,j)) if j != 0
remlu(i,j): i - (j * divlu(i,j)) if j != 0

***

add crazy vector instructions (MVI):

(MIN|MAX)(U|S)(B8|W4) min and max, signed and unsigned, byte and word
PKWB, UNPKBW pack/unpack word to byte
PKLB UNPKBL pack/unpack long to byte
PERR pixel error (sum accross bytes of bytewise abs(i8v8 a - i8v8 b))

cmpbytes bytewise cmpeq of i8v8 a and i8v8 b (not part of MVI extentions)

this has some good examples for other operations that can be synthesised well 
from these rather meager vector ops (such as saturating add).
http://www.alphalinux.org/docs/MVI-full.html