mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-25 12:12:47 +01:00
8ad0b9cbfb
The following: https://reviews.llvm.org/D82552 fixed an assert in the SelectionDag ISel legalizer for some CCs on armv7. I noticed that this fix also fixes the assert when using fastcc, so I am adding a fastcc regression test here. Differential Revision: https://reviews.llvm.org/D82443
82 lines
2.7 KiB
LLVM
82 lines
2.7 KiB
LLVM
; RUN: llc < %s -mtriple=thumbv7s-apple-ios7.0.0 | FileCheck %s
|
|
|
|
define arm_aapcs_vfpcc { <8 x half>, <8 x half> } @f1() {
|
|
; CHECK-LABEL: _f1
|
|
; CHECK: vpush {d8}
|
|
; CHECK-NEXT: vmov.f64 d8, #5.000000e-01
|
|
; CHECK-NEXT: vmov.i32 d8, #0x0
|
|
; CHECK-NEXT: vmov.i32 d0, #0x0
|
|
; CHECK-NEXT: vmov.i32 d1, #0x0
|
|
; CHECK-NEXT: vmov.i32 d2, #0x0
|
|
; CHECK-NEXT: vmov.i32 d3, #0x0
|
|
; CHECK-NEXT: vmov.i32 d4, #0x0
|
|
; CHECK-NEXT: vmov.i32 d5, #0x0
|
|
; CHECK-NEXT: vmov.i32 d6, #0x0
|
|
; CHECK-NEXT: vmov.i32 d7, #0x0
|
|
; CHECK-NEXT: vmov.f32 s1, s16
|
|
; CHECK-NEXT: vmov.f32 s3, s16
|
|
; CHECK-NEXT: vmov.f32 s5, s16
|
|
; CHECK-NEXT: vmov.f32 s7, s16
|
|
; CHECK-NEXT: vmov.f32 s9, s16
|
|
; CHECK-NEXT: vmov.f32 s11, s16
|
|
; CHECK-NEXT: vmov.f32 s13, s16
|
|
; CHECK-NEXT: vmov.f32 s15, s16
|
|
; CHECK-NEXT: vpop {d8}
|
|
; CHECK-NEXT: bx lr
|
|
ret { <8 x half>, <8 x half> } zeroinitializer
|
|
}
|
|
|
|
define swiftcc { <8 x half>, <8 x half> } @f2() {
|
|
; CHECK-LABEL: _f2
|
|
; CHECK: vpush {d8}
|
|
; CHECK-NEXT: vmov.f64 d8, #5.000000e-01
|
|
; CHECK-NEXT: vmov.i32 d8, #0x0
|
|
; CHECK-NEXT: vmov.i32 d0, #0x0
|
|
; CHECK-NEXT: vmov.i32 d1, #0x0
|
|
; CHECK-NEXT: vmov.i32 d2, #0x0
|
|
; CHECK-NEXT: vmov.i32 d3, #0x0
|
|
; CHECK-NEXT: vmov.i32 d4, #0x0
|
|
; CHECK-NEXT: vmov.i32 d5, #0x0
|
|
; CHECK-NEXT: vmov.i32 d6, #0x0
|
|
; CHECK-NEXT: vmov.i32 d7, #0x0
|
|
; CHECK-NEXT: vmov.f32 s1, s16
|
|
; CHECK-NEXT: vmov.f32 s3, s16
|
|
; CHECK-NEXT: vmov.f32 s5, s16
|
|
; CHECK-NEXT: vmov.f32 s7, s16
|
|
; CHECK-NEXT: vmov.f32 s9, s16
|
|
; CHECK-NEXT: vmov.f32 s11, s16
|
|
; CHECK-NEXT: vmov.f32 s13, s16
|
|
; CHECK-NEXT: vmov.f32 s15, s16
|
|
; CHECK-NEXT: vpop {d8}
|
|
; CHECK-NEXT: bx lr
|
|
ret { <8 x half>, <8 x half> } zeroinitializer
|
|
}
|
|
|
|
define fastcc { <8 x half>, <8 x half> } @f3() {
|
|
; CHECK-LABEL: _f3
|
|
; CHECK: vpush {d8}
|
|
; CHECK-NEXT: vmov.f64 d8, #5.000000e-01
|
|
; CHECK-NEXT: vmov.i32 d8, #0x0
|
|
; CHECK-NEXT: vmov.i32 d0, #0x0
|
|
; CHECK-NEXT: vmov.i32 d1, #0x0
|
|
; CHECK-NEXT: vmov.i32 d2, #0x0
|
|
; CHECK-NEXT: vmov.i32 d3, #0x0
|
|
; CHECK-NEXT: vmov.i32 d4, #0x0
|
|
; CHECK-NEXT: vmov.i32 d5, #0x0
|
|
; CHECK-NEXT: vmov.i32 d6, #0x0
|
|
; CHECK-NEXT: vmov.i32 d7, #0x0
|
|
; CHECK-NEXT: vmov.f32 s1, s16
|
|
; CHECK-NEXT: vmov.f32 s3, s16
|
|
; CHECK-NEXT: vmov.f32 s5, s16
|
|
; CHECK-NEXT: vmov.f32 s7, s16
|
|
; CHECK-NEXT: vmov.f32 s9, s16
|
|
; CHECK-NEXT: vmov.f32 s11, s16
|
|
; CHECK-NEXT: vmov.f32 s13, s16
|
|
; CHECK-NEXT: vmov.f32 s15, s16
|
|
; CHECK-NEXT: vpop {d8}
|
|
; CHECK-NEXT: bx lr
|
|
|
|
ret { <8 x half>, <8 x half> } zeroinitializer
|
|
}
|
|
|