mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-25 22:12:57 +02:00
53002f4e46
We use an unused Mips 32 register for the emergency slot instead of using the stack. llvm-svn: 170665
52 lines
1.7 KiB
C++
52 lines
1.7 KiB
C++
//===-- Mips16RegisterInfo.h - Mips16 Register Information ------*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file contains the Mips16 implementation of the TargetRegisterInfo class.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef MIPS16REGISTERINFO_H
|
|
#define MIPS16REGISTERINFO_H
|
|
|
|
#include "MipsRegisterInfo.h"
|
|
|
|
namespace llvm {
|
|
class Mips16InstrInfo;
|
|
|
|
class Mips16RegisterInfo : public MipsRegisterInfo {
|
|
const Mips16InstrInfo &TII;
|
|
public:
|
|
Mips16RegisterInfo(const MipsSubtarget &Subtarget, const Mips16InstrInfo &TII);
|
|
|
|
void eliminateCallFramePseudoInstr(MachineFunction &MF,
|
|
MachineBasicBlock &MBB,
|
|
MachineBasicBlock::iterator I) const;
|
|
|
|
bool requiresRegisterScavenging(const MachineFunction &MF) const;
|
|
|
|
bool requiresFrameIndexScavenging(const MachineFunction &MF) const;
|
|
|
|
bool useFPForScavengingIndex(const MachineFunction &MF) const;
|
|
|
|
bool saveScavengerRegister(MachineBasicBlock &MBB,
|
|
MachineBasicBlock::iterator I,
|
|
MachineBasicBlock::iterator &UseMI,
|
|
const TargetRegisterClass *RC,
|
|
unsigned Reg) const;
|
|
|
|
private:
|
|
virtual void eliminateFI(MachineBasicBlock::iterator II, unsigned OpNo,
|
|
int FrameIndex, uint64_t StackSize,
|
|
int64_t SPOffset) const;
|
|
};
|
|
|
|
} // end namespace llvm
|
|
|
|
#endif
|