| .. |
|
AsmParser
|
[AArch64] v8.3-a complex number support
|
2017-08-31 09:27:04 +00:00 |
|
Disassembler
|
[AArch64] Fix for buildbots, unused function
|
2017-08-18 09:08:05 +00:00 |
|
InstPrinter
|
[AArch64] v8.3-a complex number support
|
2017-08-31 09:27:04 +00:00 |
|
MCTargetDesc
|
[AArch64] Remove unused MC function
|
2017-08-14 09:16:13 +00:00 |
|
TargetInfo
|
|
|
|
Utils
|
|
|
|
AArch64.h
|
|
|
|
AArch64.td
|
[AArch64] Add basic support for Qualcomm's Saphira CPU.
|
2017-09-25 14:05:00 +00:00 |
|
AArch64A53Fix835769.cpp
|
|
|
|
AArch64A57FPLoadBalancing.cpp
|
|
|
|
AArch64AdvSIMDScalarPass.cpp
|
|
|
|
AArch64AsmPrinter.cpp
|
[AArch64] Support COFF linker directives
|
2017-08-31 08:28:48 +00:00 |
|
AArch64CallingConvention.h
|
|
|
|
AArch64CallingConvention.td
|
AArch64: support SwiftCC properly on AAPCS64
|
2017-09-22 04:31:44 +00:00 |
|
AArch64CallLowering.cpp
|
GlobalISel (AArch64): fix ABI at border between GPRs and SP.
|
2017-08-21 21:56:11 +00:00 |
|
AArch64CallLowering.h
|
GlobalISel (AArch64): fix ABI at border between GPRs and SP.
|
2017-08-21 21:56:11 +00:00 |
|
AArch64CleanupLocalDynamicTLSPass.cpp
|
|
|
|
AArch64CollectLOH.cpp
|
|
|
|
AArch64CondBrTuning.cpp
|
|
|
|
AArch64ConditionalCompares.cpp
|
|
|
|
AArch64ConditionOptimizer.cpp
|
|
|
|
AArch64DeadRegisterDefinitionsPass.cpp
|
|
|
|
AArch64ExpandPseudoInsts.cpp
|
Insert IMPLICIT_DEFS for undef uses in tail merging
|
2017-09-06 20:45:24 +00:00 |
|
AArch64FalkorHWPFFix.cpp
|
[AArch64][Falkor] Fix bug in Falkor HWPF tag collision avoidance
|
2017-08-23 21:11:28 +00:00 |
|
AArch64FastISel.cpp
|
|
|
|
AArch64FrameLowering.cpp
|
Add "Restored" flag to CalleeSavedInfo
|
2017-08-10 16:17:32 +00:00 |
|
AArch64FrameLowering.h
|
Add "Restored" flag to CalleeSavedInfo
|
2017-08-10 16:17:32 +00:00 |
|
AArch64GenRegisterBankInfo.def
|
|
|
|
AArch64InstrAtomics.td
|
|
|
|
AArch64InstrFormats.td
|
[AArch64] v8.3-a complex number support
|
2017-08-31 09:27:04 +00:00 |
|
AArch64InstrInfo.cpp
|
[AArch64] Adjust the cost model for Exynos M1 and M2
|
2017-09-18 19:00:36 +00:00 |
|
AArch64InstrInfo.h
|
Allow target to decide when to cluster loads/stores in misched
|
2017-09-13 22:20:47 +00:00 |
|
AArch64InstrInfo.td
|
[AArch64] v8.3-a complex number support
|
2017-08-31 09:27:04 +00:00 |
|
AArch64InstructionSelector.cpp
|
[AArch64][GlobalISel] Select all fpexts.
|
2017-09-12 21:04:11 +00:00 |
|
AArch64ISelDAGToDAG.cpp
|
|
|
|
AArch64ISelLowering.cpp
|
[AArch64] Fix bug in store of vector 0 DAGCombine.
|
2017-09-21 21:10:06 +00:00 |
|
AArch64ISelLowering.h
|
GlobalISel (AArch64): fix ABI at border between GPRs and SP.
|
2017-08-21 21:56:11 +00:00 |
|
AArch64LegalizerInfo.cpp
|
[globalisel] Add a G_BSWAP instruction and support bswap using it.
|
2017-09-19 14:25:15 +00:00 |
|
AArch64LegalizerInfo.h
|
|
|
|
AArch64LoadStoreOptimizer.cpp
|
|
|
|
AArch64MachineFunctionInfo.h
|
|
|
|
AArch64MacroFusion.cpp
|
Untabify.
|
2017-08-28 06:47:47 +00:00 |
|
AArch64MacroFusion.h
|
|
|
|
AArch64MCInstLower.cpp
|
|
|
|
AArch64MCInstLower.h
|
|
|
|
AArch64PBQPRegAlloc.cpp
|
|
|
|
AArch64PBQPRegAlloc.h
|
|
|
|
AArch64PerfectShuffle.h
|
|
|
|
AArch64PromoteConstant.cpp
|
|
|
|
AArch64RedundantCopyElimination.cpp
|
|
|
|
AArch64RegisterBankInfo.cpp
|
[GISEl]: Translate phi into G_PHI
|
2017-08-23 20:45:48 +00:00 |
|
AArch64RegisterBankInfo.h
|
|
|
|
AArch64RegisterBanks.td
|
|
|
|
AArch64RegisterInfo.cpp
|
|
|
|
AArch64RegisterInfo.h
|
|
|
|
AArch64RegisterInfo.td
|
|
|
|
AArch64SchedA53.td
|
|
|
|
AArch64SchedA57.td
|
|
|
|
AArch64SchedA57WriteRes.td
|
|
|
|
AArch64SchedCyclone.td
|
|
|
|
AArch64SchedFalkor.td
|
|
|
|
AArch64SchedFalkorDetails.td
|
|
|
|
AArch64SchedKryo.td
|
|
|
|
AArch64SchedKryoDetails.td
|
|
|
|
AArch64SchedM1.td
|
[AArch64] Adjust the cost model for Exynos M1 and M2
|
2017-09-18 19:00:38 +00:00 |
|
AArch64SchedThunderX2T99.td
|
[AArch64] Enable ARMv8.3-A pointer authentication
|
2017-08-11 13:14:00 +00:00 |
|
AArch64SchedThunderX.td
|
[AArch64] Enable ARMv8.3-A pointer authentication
|
2017-08-11 13:14:00 +00:00 |
|
AArch64Schedule.td
|
|
|
|
AArch64SelectionDAGInfo.cpp
|
|
|
|
AArch64SelectionDAGInfo.h
|
|
|
|
AArch64StorePairSuppress.cpp
|
|
|
|
AArch64Subtarget.cpp
|
[AArch64] Add basic support for Qualcomm's Saphira CPU.
|
2017-09-25 14:05:00 +00:00 |
|
AArch64Subtarget.h
|
[AArch64] Add basic support for Qualcomm's Saphira CPU.
|
2017-09-25 14:05:00 +00:00 |
|
AArch64SystemOperands.td
|
[AArch64] IDSAR6 register assembler support
|
2017-08-31 08:36:45 +00:00 |
|
AArch64TargetMachine.cpp
|
|
|
|
AArch64TargetMachine.h
|
|
|
|
AArch64TargetObjectFile.cpp
|
|
|
|
AArch64TargetObjectFile.h
|
|
|
|
AArch64TargetTransformInfo.cpp
|
Sink some IntrinsicInst.h and Intrinsics.h out of llvm/include
|
2017-09-07 23:27:44 +00:00 |
|
AArch64TargetTransformInfo.h
|
|
|
|
AArch64VectorByElementOpt.cpp
|
|
|
|
CMakeLists.txt
|
|
|
|
LLVMBuild.txt
|
|
|
