1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 03:33:20 +01:00
llvm-mirror/test/TableGen/RelTest.td
Aleksandar Beserminji af5c70768b [mips] Improve diagnostics for instruction mapping
This patch improves diagnostic for case when mapped instruction 
does not contain a field listed under RowFields.

Differential Revision: https://reviews.llvm.org/D41778

llvm-svn: 322004
2018-01-08 16:25:40 +00:00

41 lines
1.0 KiB
TableGen

// RUN: not llvm-tblgen -gen-instr-info -I %p/../../include %s 2>&1 | FileCheck %s
// This test verifies that TableGen is displaying an error when mapped instruction
// does not contain a field listed under RowFields.
include "llvm/Target/Target.td"
class SimpleReg<string n> : Register<n> {
let Namespace = "Simple";
}
def R0 : SimpleReg<"r0">;
def SimpleRegClass : RegisterClass<"Simple",[i32],0,(add R0)>;
def SimpleInstrInfo : InstrInfo;
def SimpleTarget : Target {
let InstructionSet = SimpleInstrInfo;
}
class SimpleRel;
def REL_DEF : InstrMapping {
let FilterClass = "SimpleRel";
let RowFields = ["BaseName"];
let ColFields = ["Col"];
let KeyCol = ["KeyCol"];
let ValueCols = [["ValCol"]];
}
class INSTR_DEF : Instruction {
let Namespace = "Simple";
let OutOperandList = (outs);
let InOperandList = (ins);
string Basename = "";
string Col = "";
}
def SimpleInstr : SimpleRel, INSTR_DEF;
// CHECK: error: No value "BaseName" found in "SimpleInstr" instruction description.
// CHECK: def SimpleInstr : SimpleRel, INSTR_DEF;