1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-25 12:12:47 +01:00
llvm-mirror/test/CodeGen/SystemZ/pr42606.ll
Nikita Popov 882c74ee42 [SystemZ] Fix addcarry of addcarry of const carry (PR42606)
This fixes https://bugs.llvm.org/show_bug.cgi?id=42606 by extending
D64213. Instead of only checking if the carry comes from a matching
operation, we now check the full chain of carries. Otherwise we might
custom lower the outermost addcarry, but then generically legalize
an inner addcarry.

Differential Revision: https://reviews.llvm.org/D64658

llvm-svn: 365949
2019-07-12 20:03:34 +00:00

36 lines
1.2 KiB
LLVM

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=s390x-linux-gnu | FileCheck %s
define i64 @test(i64 %lo, i64 %hi) {
; CHECK-LABEL: test:
; CHECK: # %bb.0:
; CHECK-NEXT: la %r0, 0(%r2,%r2)
; CHECK-NEXT: clgr %r0, %r2
; CHECK-NEXT: ipm %r0
; CHECK-NEXT: la %r1, 1(%r2,%r2)
; CHECK-NEXT: cghi %r1, 0
; CHECK-NEXT: ipm %r1
; CHECK-NEXT: afi %r1, -268435456
; CHECK-NEXT: srl %r1, 31
; CHECK-NEXT: rosbg %r1, %r0, 63, 63, 36
; CHECK-NEXT: algfr %r3, %r1
; CHECK-NEXT: lgr %r2, %r3
; CHECK-NEXT: br %r14
%tmp = tail call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %lo, i64 1)
%tmp1 = extractvalue { i64, i1 } %tmp, 0
%tmp2 = extractvalue { i64, i1 } %tmp, 1
%tmp3 = zext i1 %tmp2 to i64
%tmp4 = tail call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %lo, i64 %tmp1)
%tmp5 = extractvalue { i64, i1 } %tmp4, 1
%tmp6 = zext i1 %tmp5 to i64
%spec.select.i = add i64 0, %hi
%tmp7 = add i64 %spec.select.i, %tmp3
%tmp8 = add i64 %tmp7, %tmp6
ret i64 %tmp8
}
; Function Attrs: nounwind readnone speculatable
declare { i64, i1 } @llvm.uadd.with.overflow.i64(i64, i64) #0
attributes #0 = { nounwind readnone speculatable }