RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 19:23:23 +01:00
Code Issues Projects Releases Wiki Activity
2bb3cae6fc
llvm-mirror/test/CodeGen/MIR
History
Kai Luo e648d95f6e [PowerPC][NFC] Precommit a test case where ppc-mi-peepholes miscompiles extswsli 
Added a test case to show codegen differences.

llvm-svn: 366666
2019-07-22 05:32:20 +00:00
..
AArch64 Rename ExpandISelPseudo->FinalizeISel, delay register reservation 2019-06-19 00:25:39 +00:00
AMDGPU AMDGPU: Serialize mode from MachineFunctionInfo 2019-07-10 16:09:26 +00:00
ARM
Generic Rename ExpandISelPseudo->FinalizeISel, delay register reservation 2019-06-19 00:25:39 +00:00
Hexagon
Mips
NVPTX
PowerPC [PowerPC][NFC] Precommit a test case where ppc-mi-peepholes miscompiles extswsli 2019-07-22 05:32:20 +00:00
WebAssembly
X86 [MachineFunction] Base support for call site info tracking 2019-06-27 07:48:06 +00:00
README

README 

This directory contains tests for the MIR file format parser and printer. It
was necessary to split the tests across different targets as no single target
covers all features available in machine IR.

Tests for codegen passes should NOT be here but in test/CodeGen/sometarget. As
a rule of thumb this directory should only contain tests using
'llc -run-pass none'.