mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-01 00:12:50 +01:00
7e501cf4c3
This update was done with the following bash script:
find test/CodeGen -name "*.ll" | \
while read NAME; do
echo "$NAME"
if ! grep -q "^; *RUN: *llc.*debug" $NAME; then
TEMP=`mktemp -t temp`
cp $NAME $TEMP
sed -n "s/^define [^@]*@\([A-Za-z0-9_]*\)(.*$/\1/p" < $NAME | \
while read FUNC; do
sed -i '' "s/;\(.*\)\([A-Za-z0-9_-]*\):\( *\)$FUNC: *\$/;\1\2-LABEL:\3$FUNC:/g" $TEMP
done
sed -i '' "s/;\(.*\)-LABEL-LABEL:/;\1-LABEL:/" $TEMP
sed -i '' "s/;\(.*\)-NEXT-LABEL:/;\1-NEXT:/" $TEMP
sed -i '' "s/;\(.*\)-NOT-LABEL:/;\1-NOT:/" $TEMP
sed -i '' "s/;\(.*\)-DAG-LABEL:/;\1-DAG:/" $TEMP
mv $TEMP $NAME
fi
done
llvm-svn: 186280
77 lines
3.6 KiB
LLVM
77 lines
3.6 KiB
LLVM
; RUN: llc < %s -mtriple armv7a-none-linux-gnueabihf -mcpu=cortex-a5 | FileCheck %s -check-prefix=LINUXA5
|
|
; RUN: llc < %s -mtriple armv7a-none-linux-gnueabihf -mcpu=cortex-a8 | FileCheck %s -check-prefix=LINUXA8
|
|
; RUN: llc < %s -mtriple armv7a-none-linux-gnueabihf -mcpu=cortex-a9 | FileCheck %s -check-prefix=LINUXA9
|
|
; RUN: llc < %s -mtriple armv7a-none-linux-gnueabihf -mcpu=cortex-a15 | FileCheck %s -check-prefix=LINUXA15
|
|
; RUN: llc < %s -mtriple armv7a-none-linux-gnueabihf -mcpu=swift | FileCheck %s -check-prefix=LINUXSWIFT
|
|
|
|
; RUN: llc < %s -mtriple armv7a-none-linux-gnueabihf -mcpu=cortex-a5 --enable-unsafe-fp-math | FileCheck %s -check-prefix=UNSAFEA5
|
|
; RUN: llc < %s -mtriple armv7a-none-linux-gnueabihf -mcpu=cortex-a8 --enable-unsafe-fp-math | FileCheck %s -check-prefix=UNSAFEA8
|
|
; RUN: llc < %s -mtriple armv7a-none-linux-gnueabihf -mcpu=cortex-a9 --enable-unsafe-fp-math | FileCheck %s -check-prefix=UNSAFEA9
|
|
; RUN: llc < %s -mtriple armv7a-none-linux-gnueabihf -mcpu=cortex-a15 --enable-unsafe-fp-math | FileCheck %s -check-prefix=UNSAFEA15
|
|
; RUN: llc < %s -mtriple armv7a-none-linux-gnueabihf -mcpu=swift --enable-unsafe-fp-math | FileCheck %s -check-prefix=UNSAFESWIFT
|
|
|
|
; RUN: llc < %s -mtriple armv7a-none-darwin -mcpu=cortex-a5 | FileCheck %s -check-prefix=DARWINA5
|
|
; RUN: llc < %s -mtriple armv7a-none-darwin -mcpu=cortex-a8 | FileCheck %s -check-prefix=DARWINA8
|
|
; RUN: llc < %s -mtriple armv7a-none-darwin -mcpu=cortex-a9 | FileCheck %s -check-prefix=DARWINA9
|
|
; RUN: llc < %s -mtriple armv7a-none-darwin -mcpu=cortex-a15 | FileCheck %s -check-prefix=DARWINA15
|
|
; RUN: llc < %s -mtriple armv7a-none-darwin -mcpu=swift | FileCheck %s -check-prefix=DARWINSWIFT
|
|
|
|
; This test makes sure we're not lowering VMUL.f32 D* (aka. NEON) for single-prec. FP ops, since
|
|
; NEON is not fully IEEE 754 compliant, unless unsafe-math is selected.
|
|
|
|
@.str = private unnamed_addr constant [12 x i8] c"S317\09%.5g \0A\00", align 1
|
|
|
|
; CHECK-LINUXA5-LABEL: main:
|
|
; CHECK-LINUXA8-LABEL: main:
|
|
; CHECK-LINUXA9-LABEL: main:
|
|
; CHECK-LINUXA15-LABEL: main:
|
|
; CHECK-LINUXSWIFT-LABEL: main:
|
|
; CHECK-UNSAFEA5-LABEL: main:
|
|
; CHECK-UNSAFEA8-LABEL: main:
|
|
; CHECK-UNSAFEA9-LABEL: main:
|
|
; CHECK-UNSAFEA15-LABEL: main:
|
|
; CHECK-UNSAFESWIFT-LABEL: main:
|
|
; CHECK-DARWINA5-LABEL: main:
|
|
; CHECK-DARWINA8-LABEL: main:
|
|
; CHECK-DARWINA9-LABEL: main:
|
|
; CHECK-DARWINA15-LABEL: main:
|
|
; CHECK-DARWINSWIFT-LABEL: main:
|
|
define i32 @main() {
|
|
entry:
|
|
br label %for.body
|
|
|
|
for.body: ; preds = %for.body, %entry
|
|
%i.04 = phi i32 [ 0, %entry ], [ %inc, %for.body ]
|
|
%q.03 = phi float [ 1.000000e+00, %entry ], [ %mul, %for.body ]
|
|
%mul = fmul float %q.03, 0x3FEFAE1480000000
|
|
; CHECK-LINUXA5: vmul.f32 s{{[0-9]*}}
|
|
; CHECK-LINUXA8: vmul.f32 s{{[0-9]*}}
|
|
; CHECK-LINUXA9: vmul.f32 s{{[0-9]*}}
|
|
; CHECK-LINUXA15: vmul.f32 s{{[0-9]*}}
|
|
; Swift is *always* unsafe
|
|
; CHECK-LINUXSWIFT: vmul.f32 d{{[0-9]*}}
|
|
|
|
; CHECK-UNSAFEA5: vmul.f32 d{{[0-9]*}}
|
|
; CHECK-UNSAFEA8: vmul.f32 d{{[0-9]*}}
|
|
; A9 and A15 don't need this
|
|
; CHECK-UNSAFEA9: vmul.f32 s{{[0-9]*}}
|
|
; CHECK-UNSAFEA15: vmul.f32 s{{[0-9]*}}
|
|
; CHECK-UNSAFESWIFT: vmul.f32 d{{[0-9]*}}
|
|
|
|
; CHECK-DARWINA5: vmul.f32 d{{[0-9]*}}
|
|
; CHECK-DARWINA8: vmul.f32 d{{[0-9]*}}
|
|
; CHECK-DARWINA9: vmul.f32 s{{[0-9]*}}
|
|
; CHECK-DARWINA15: vmul.f32 s{{[0-9]*}}
|
|
; CHECK-DARWINSWIFT: vmul.f32 d{{[0-9]*}}
|
|
%conv = fpext float %mul to double
|
|
%call = tail call i32 (i8*, ...)* @printf(i8* getelementptr inbounds ([12 x i8]* @.str, i32 0, i32 0), double %conv) #1
|
|
%inc = add nsw i32 %i.04, 1
|
|
%exitcond = icmp eq i32 %inc, 16000
|
|
br i1 %exitcond, label %for.end, label %for.body
|
|
|
|
for.end: ; preds = %for.body
|
|
ret i32 0
|
|
}
|
|
|
|
declare i32 @printf(i8* nocapture, ...)
|