1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-01 16:33:37 +01:00
llvm-mirror/test/MC/Disassembler/ARM
Johnny Chen 2c5149791a Fix single word and unsigned byte data transfer instruction encodings so that
Inst{4} = 0.

rdar://problem/9213022

llvm-svn: 128662
2011-03-31 19:28:35 +00:00
..
arm-tests.txt Add BLXi to the instruction table for disassembly purpose. 2011-03-31 17:53:50 +00:00
dg.exp
invalid-CPS2p-arm.txt Also need to handle invalid imod values for CPS2p. 2011-03-25 17:03:12 +00:00
invalid-CPS3p-arm.txt Plug a leak in the arm disassembler and put the tests back. 2011-03-24 21:14:28 +00:00
invalid-LDRrs-arm.txt Fix single word and unsigned byte data transfer instruction encodings so that 2011-03-31 19:28:35 +00:00
invalid-VLDMSDB_UPD-arm.txt Rename invalid-VLDMSDB-arm.txt to be invalid-VLDMSDB_UPD-arm.txt. 2011-03-29 19:10:06 +00:00
neon-tests.txt Handle the added VBICiv*i* NEON instructions, too. 2011-03-24 22:04:39 +00:00
thumb-printf.txt Add a thumb test file for printf (iOS 4.3). 2011-03-29 21:09:30 +00:00
thumb-tests.txt Add a test case for thumb stc2 instruction. 2011-03-30 01:02:06 +00:00