llvm-mirror/abiflags-xx.ll at 2dbac841f9eec3417bbdbb11859b26faa65305ba - llvm-mirror - Git.je (Gitea)

RPCS3/llvm-mirror

mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 11:13:28 +01:00

Sasa Stankovic d8104abd36 [mips] Expand BuildPairF64 to a spill and reload when the O32 FPXX ABI is

enabled and mthc1 and dmtc1 are not available (e.g. on MIPS32r1)

This prevents the upper 32-bits of a double precision value from being moved to
the FPU with mtc1 to an odd-numbered FPU register. This is necessary to ensure
that the code generated executes correctly regardless of the current FPU mode.

MIPS32r2 and above continues to use mtc1/mthc1, while MIPS-IV and above continue
to use dmtc1.

Differential Revision: http://reviews.llvm.org/D4465

llvm-svn: 212930

2014-07-14 09:40:29 +00:00

6 lines

152 B

LLVM

Raw Blame History

 ; RUN: llc -filetype=asm -mtriple mipsel-unknown-linux -mcpu=mips32 -mattr=fpxx %s -o - | FileCheck %s
 ; CHECK: .nan    legacy
 ; CHECK: .module fp=xx