| .. |
|
AArch64
|
[MC] [Win64EH] Try to generate packed unwind info where possible
|
2020-09-23 09:03:01 +03:00 |
|
AMDGPU
|
[AMDGPU] gfx1030 test update. NFC.
|
2020-09-16 13:56:16 -07:00 |
|
ARM
|
[MC] Resolve the difference of symbols in consecutive MCDataFragements
|
2020-09-09 12:35:43 -07:00 |
|
AsmParser
|
[MC] Support infix operator !
|
2020-07-30 23:25:53 -07:00 |
|
AVR
|
[AVRInstPrinter] printOperand: support llvm-objdump --print-imm-hex
|
2020-07-12 08:14:52 -07:00 |
|
BPF
|
|
|
|
COFF
|
Revert "Reland [CodeGen] emit CG profile for COFF object file"
|
2020-09-27 22:43:14 -07:00 |
|
Disassembler
|
[PowerPC] Add accumulator register class and instructions
|
2020-09-25 12:25:13 -05:00 |
|
ELF
|
[MC] Allow .org directives in SHT_NOBITS sections
|
2020-09-11 15:12:42 -07:00 |
|
Hexagon
|
[llvm-readobj] Update tests because of changes in llvm-readobj behavior
|
2020-07-20 10:39:04 +01:00 |
|
Lanai
|
|
|
|
MachO
|
[MC] Resolve the difference of symbols in consecutive MCDataFragements
|
2020-09-09 12:35:43 -07:00 |
|
Mips
|
Revert "Reland D64327 [MC][ELF] Allow STT_SECTION referencing SHF_MERGE on REL targets"
|
2020-08-07 10:56:33 -07:00 |
|
MSP430
|
[llvm-readobj] Update tests because of changes in llvm-readobj behavior
|
2020-07-20 10:39:04 +01:00 |
|
PowerPC
|
[PowerPC] Add accumulator register class and instructions
|
2020-09-25 12:25:13 -05:00 |
|
RISCV
|
[RISCV] add the MC layer support of riscv vector Zvamo extension
|
2020-08-27 14:11:38 +08:00 |
|
Sparc
|
[llvm-readobj] Update tests because of changes in llvm-readobj behavior
|
2020-07-20 10:39:04 +01:00 |
|
SystemZ
|
[llvm-readobj] Update tests because of changes in llvm-readobj behavior
|
2020-07-20 10:39:04 +01:00 |
|
VE
|
[VE] Support symbol with offset in assembly
|
2020-07-07 04:16:51 +09:00 |
|
WebAssembly
|
[WebAssembly][MC] Fix computation of relative symbol offset
|
2020-09-22 00:53:23 -04:00 |
|
X86
|
[X86] Parse data32 call in .code16 as CALLpcrel32
|
2020-09-23 18:37:41 -07:00 |
546a7d793e