1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-31 07:52:55 +01:00
llvm-mirror/test/MC
Richard Sandiford 9fc2e5cdff [SystemZ] Add support for TMHH, TMHL, TMLH and TMLL
For now just handles simple comparisons of an ANDed value with zero.
The CC value provides enough information to do any comparison for a
2-bit mask, and some nonzero comparisons with more populated masks,
but that's all future work.

llvm-svn: 189469
2013-08-28 10:31:43 +00:00
..
AArch64 [tests] Cleanup initialization of test suffixes. 2013-08-16 00:37:11 +00:00
ARM [ARMv8] Add MC support for the new load/store acquire/release instructions. 2013-08-27 17:38:16 +00:00
AsmParser [tests] Cleanup initialization of test suffixes. 2013-08-16 00:37:11 +00:00
COFF Fix wrong code offset for unwind code SET_FPREG. 2013-08-27 04:16:16 +00:00
Disassembler [SystemZ] Add support for TMHH, TMHL, TMLH and TMLL 2013-08-28 10:31:43 +00:00
ELF [tests] Cleanup initialization of test suffixes. 2013-08-16 00:37:11 +00:00
MachO [tests] Cleanup initialization of test suffixes. 2013-08-16 00:37:11 +00:00
Markup
Mips [mips] Use ptr_rc to simplify definitions of base+index load/store instructions. 2013-08-28 00:55:15 +00:00
PowerPC Given target assembler parsers a chance to handle variant expressions 2013-08-27 20:23:19 +00:00
SystemZ [SystemZ] Add support for TMHH, TMHL, TMLH and TMLL 2013-08-28 10:31:43 +00:00
X86 [ms-inline asm] Support offsets after segment registers 2013-08-27 21:56:17 +00:00