mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 11:13:28 +01:00
b5fa754985
The code here seems to date back to r134705, when tablegen lowering was first being added. I don't believe that we need to include CPSR implicit operands on the MCInst. This now works more like other backends (like AArch64), where all implicit registers are skipped. This allows the AliasInst for CSEL's to match correctly, as can be seen in the test changes. Differential revision: https://reviews.llvm.org/D66703 llvm-svn: 370745
336 lines
10 KiB
LLVM
336 lines
10 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -mtriple=thumbv8.1m.main-arm-none-eabi -mattr=+mve.fp -verify-machineinstrs %s -o - | FileCheck %s
|
|
|
|
define arm_aapcs_vfpcc <4 x i32> @sext_v4i1_v4i32(<4 x i32> %src) {
|
|
; CHECK-LABEL: sext_v4i1_v4i32:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vmov.i32 q1, #0x0
|
|
; CHECK-NEXT: vmov.i8 q2, #0xff
|
|
; CHECK-NEXT: vcmp.s32 gt, q0, zr
|
|
; CHECK-NEXT: vpsel q0, q2, q1
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%c = icmp sgt <4 x i32> %src, zeroinitializer
|
|
%0 = sext <4 x i1> %c to <4 x i32>
|
|
ret <4 x i32> %0
|
|
}
|
|
|
|
define arm_aapcs_vfpcc <8 x i16> @sext_v8i1_v8i16(<8 x i16> %src) {
|
|
; CHECK-LABEL: sext_v8i1_v8i16:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vmov.i16 q1, #0x0
|
|
; CHECK-NEXT: vmov.i8 q2, #0xff
|
|
; CHECK-NEXT: vcmp.s16 gt, q0, zr
|
|
; CHECK-NEXT: vpsel q0, q2, q1
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%c = icmp sgt <8 x i16> %src, zeroinitializer
|
|
%0 = sext <8 x i1> %c to <8 x i16>
|
|
ret <8 x i16> %0
|
|
}
|
|
|
|
define arm_aapcs_vfpcc <16 x i8> @sext_v16i1_v16i8(<16 x i8> %src) {
|
|
; CHECK-LABEL: sext_v16i1_v16i8:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vmov.i8 q1, #0x0
|
|
; CHECK-NEXT: vmov.i8 q2, #0xff
|
|
; CHECK-NEXT: vcmp.s8 gt, q0, zr
|
|
; CHECK-NEXT: vpsel q0, q2, q1
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%c = icmp sgt <16 x i8> %src, zeroinitializer
|
|
%0 = sext <16 x i1> %c to <16 x i8>
|
|
ret <16 x i8> %0
|
|
}
|
|
|
|
define arm_aapcs_vfpcc <2 x i64> @sext_v2i1_v2i64(<2 x i64> %src) {
|
|
; CHECK-LABEL: sext_v2i1_v2i64:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vmov r1, s2
|
|
; CHECK-NEXT: movs r2, #0
|
|
; CHECK-NEXT: vmov r0, s3
|
|
; CHECK-NEXT: vmov r3, s0
|
|
; CHECK-NEXT: rsbs r1, r1, #0
|
|
; CHECK-NEXT: vmov r1, s1
|
|
; CHECK-NEXT: sbcs.w r0, r2, r0
|
|
; CHECK-NEXT: mov.w r0, #0
|
|
; CHECK-NEXT: it lt
|
|
; CHECK-NEXT: movlt r0, #1
|
|
; CHECK-NEXT: cmp r0, #0
|
|
; CHECK-NEXT: csetm r0, ne
|
|
; CHECK-NEXT: rsbs r3, r3, #0
|
|
; CHECK-NEXT: sbcs.w r1, r2, r1
|
|
; CHECK-NEXT: it lt
|
|
; CHECK-NEXT: movlt r2, #1
|
|
; CHECK-NEXT: cmp r2, #0
|
|
; CHECK-NEXT: csetm r1, ne
|
|
; CHECK-NEXT: vmov.32 q0[0], r1
|
|
; CHECK-NEXT: vmov.32 q0[1], r1
|
|
; CHECK-NEXT: vmov.32 q0[2], r0
|
|
; CHECK-NEXT: vmov.32 q0[3], r0
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%c = icmp sgt <2 x i64> %src, zeroinitializer
|
|
%0 = sext <2 x i1> %c to <2 x i64>
|
|
ret <2 x i64> %0
|
|
}
|
|
|
|
|
|
define arm_aapcs_vfpcc <4 x i32> @zext_v4i1_v4i32(<4 x i32> %src) {
|
|
; CHECK-LABEL: zext_v4i1_v4i32:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vmov.i32 q1, #0x0
|
|
; CHECK-NEXT: vmov.i32 q2, #0x1
|
|
; CHECK-NEXT: vcmp.s32 gt, q0, zr
|
|
; CHECK-NEXT: vpsel q0, q2, q1
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%c = icmp sgt <4 x i32> %src, zeroinitializer
|
|
%0 = zext <4 x i1> %c to <4 x i32>
|
|
ret <4 x i32> %0
|
|
}
|
|
|
|
define arm_aapcs_vfpcc <8 x i16> @zext_v8i1_v8i16(<8 x i16> %src) {
|
|
; CHECK-LABEL: zext_v8i1_v8i16:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vmov.i16 q1, #0x0
|
|
; CHECK-NEXT: vmov.i16 q2, #0x1
|
|
; CHECK-NEXT: vcmp.s16 gt, q0, zr
|
|
; CHECK-NEXT: vpsel q0, q2, q1
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%c = icmp sgt <8 x i16> %src, zeroinitializer
|
|
%0 = zext <8 x i1> %c to <8 x i16>
|
|
ret <8 x i16> %0
|
|
}
|
|
|
|
define arm_aapcs_vfpcc <16 x i8> @zext_v16i1_v16i8(<16 x i8> %src) {
|
|
; CHECK-LABEL: zext_v16i1_v16i8:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vmov.i8 q1, #0x0
|
|
; CHECK-NEXT: vmov.i8 q2, #0x1
|
|
; CHECK-NEXT: vcmp.s8 gt, q0, zr
|
|
; CHECK-NEXT: vpsel q0, q2, q1
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%c = icmp sgt <16 x i8> %src, zeroinitializer
|
|
%0 = zext <16 x i1> %c to <16 x i8>
|
|
ret <16 x i8> %0
|
|
}
|
|
|
|
define arm_aapcs_vfpcc <2 x i64> @zext_v2i1_v2i64(<2 x i64> %src) {
|
|
; CHECK-LABEL: zext_v2i1_v2i64:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vmov r2, s2
|
|
; CHECK-NEXT: adr r1, .LCPI7_0
|
|
; CHECK-NEXT: vldrw.u32 q1, [r1]
|
|
; CHECK-NEXT: vmov r1, s3
|
|
; CHECK-NEXT: vmov r3, s0
|
|
; CHECK-NEXT: movs r0, #0
|
|
; CHECK-NEXT: rsbs r2, r2, #0
|
|
; CHECK-NEXT: vmov r2, s1
|
|
; CHECK-NEXT: sbcs.w r1, r0, r1
|
|
; CHECK-NEXT: mov.w r1, #0
|
|
; CHECK-NEXT: it lt
|
|
; CHECK-NEXT: movlt r1, #1
|
|
; CHECK-NEXT: cmp r1, #0
|
|
; CHECK-NEXT: csetm r1, ne
|
|
; CHECK-NEXT: rsbs r3, r3, #0
|
|
; CHECK-NEXT: sbcs.w r2, r0, r2
|
|
; CHECK-NEXT: it lt
|
|
; CHECK-NEXT: movlt r0, #1
|
|
; CHECK-NEXT: cmp r0, #0
|
|
; CHECK-NEXT: csetm r0, ne
|
|
; CHECK-NEXT: vmov.32 q0[0], r0
|
|
; CHECK-NEXT: vmov.32 q0[2], r1
|
|
; CHECK-NEXT: vand q0, q0, q1
|
|
; CHECK-NEXT: bx lr
|
|
; CHECK-NEXT: .p2align 4
|
|
; CHECK-NEXT: @ %bb.1:
|
|
; CHECK-NEXT: .LCPI7_0:
|
|
; CHECK-NEXT: .long 1 @ 0x1
|
|
; CHECK-NEXT: .long 0 @ 0x0
|
|
; CHECK-NEXT: .long 1 @ 0x1
|
|
; CHECK-NEXT: .long 0 @ 0x0
|
|
entry:
|
|
%c = icmp sgt <2 x i64> %src, zeroinitializer
|
|
%0 = zext <2 x i1> %c to <2 x i64>
|
|
ret <2 x i64> %0
|
|
}
|
|
|
|
|
|
define arm_aapcs_vfpcc <4 x i32> @trunc_v4i1_v4i32(<4 x i32> %src) {
|
|
; CHECK-LABEL: trunc_v4i1_v4i32:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vmov.i32 q1, #0x0
|
|
; CHECK-NEXT: vcmp.i32 ne, q0, zr
|
|
; CHECK-NEXT: vpsel q0, q0, q1
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%0 = trunc <4 x i32> %src to <4 x i1>
|
|
%1 = select <4 x i1> %0, <4 x i32> %src, <4 x i32> zeroinitializer
|
|
ret <4 x i32> %1
|
|
}
|
|
|
|
define arm_aapcs_vfpcc <8 x i16> @trunc_v8i1_v8i16(<8 x i16> %src) {
|
|
; CHECK-LABEL: trunc_v8i1_v8i16:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vmov.i32 q1, #0x0
|
|
; CHECK-NEXT: vcmp.i32 ne, q0, zr
|
|
; CHECK-NEXT: vpsel q0, q0, q1
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%0 = trunc <8 x i16> %src to <8 x i1>
|
|
%1 = select <8 x i1> %0, <8 x i16> %src, <8 x i16> zeroinitializer
|
|
ret <8 x i16> %1
|
|
}
|
|
|
|
define arm_aapcs_vfpcc <16 x i8> @trunc_v16i1_v16i8(<16 x i8> %src) {
|
|
; CHECK-LABEL: trunc_v16i1_v16i8:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vmov.i32 q1, #0x0
|
|
; CHECK-NEXT: vcmp.i32 ne, q0, zr
|
|
; CHECK-NEXT: vpsel q0, q0, q1
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%0 = trunc <16 x i8> %src to <16 x i1>
|
|
%1 = select <16 x i1> %0, <16 x i8> %src, <16 x i8> zeroinitializer
|
|
ret <16 x i8> %1
|
|
}
|
|
|
|
define arm_aapcs_vfpcc <2 x i64> @trunc_v2i1_v2i64(<2 x i64> %src) {
|
|
; CHECK-LABEL: trunc_v2i1_v2i64:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vmov r1, s0
|
|
; CHECK-NEXT: vmov r0, s2
|
|
; CHECK-NEXT: and r1, r1, #1
|
|
; CHECK-NEXT: rsbs r1, r1, #0
|
|
; CHECK-NEXT: and r0, r0, #1
|
|
; CHECK-NEXT: vmov.32 q1[0], r1
|
|
; CHECK-NEXT: rsbs r0, r0, #0
|
|
; CHECK-NEXT: vmov.32 q1[1], r1
|
|
; CHECK-NEXT: vmov.32 q1[2], r0
|
|
; CHECK-NEXT: vmov.32 q1[3], r0
|
|
; CHECK-NEXT: vand q0, q0, q1
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%0 = trunc <2 x i64> %src to <2 x i1>
|
|
%1 = select <2 x i1> %0, <2 x i64> %src, <2 x i64> zeroinitializer
|
|
ret <2 x i64> %1
|
|
}
|
|
|
|
|
|
define arm_aapcs_vfpcc <4 x float> @uitofp_v4i1_v4f32(<4 x i32> %src) {
|
|
; CHECK-LABEL: uitofp_v4i1_v4f32:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vmov.i32 q1, #0x0
|
|
; CHECK-NEXT: vmov.f32 q2, #1.000000e+00
|
|
; CHECK-NEXT: vcmp.s32 gt, q0, zr
|
|
; CHECK-NEXT: vpsel q0, q2, q1
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%c = icmp sgt <4 x i32> %src, zeroinitializer
|
|
%0 = uitofp <4 x i1> %c to <4 x float>
|
|
ret <4 x float> %0
|
|
}
|
|
|
|
define arm_aapcs_vfpcc <4 x float> @sitofp_v4i1_v4f32(<4 x i32> %src) {
|
|
; CHECK-LABEL: sitofp_v4i1_v4f32:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vmov.i32 q1, #0x0
|
|
; CHECK-NEXT: vmov.f32 q2, #-1.000000e+00
|
|
; CHECK-NEXT: vcmp.s32 gt, q0, zr
|
|
; CHECK-NEXT: vpsel q0, q2, q1
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%c = icmp sgt <4 x i32> %src, zeroinitializer
|
|
%0 = sitofp <4 x i1> %c to <4 x float>
|
|
ret <4 x float> %0
|
|
}
|
|
|
|
define arm_aapcs_vfpcc <4 x float> @fptoui_v4i1_v4f32(<4 x float> %src) {
|
|
; CHECK-LABEL: fptoui_v4i1_v4f32:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vmov.i32 q1, #0x0
|
|
; CHECK-NEXT: vmov.f32 q2, #1.000000e+00
|
|
; CHECK-NEXT: vcmp.f32 ne, q0, zr
|
|
; CHECK-NEXT: vpsel q0, q2, q1
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%0 = fptoui <4 x float> %src to <4 x i1>
|
|
%s = select <4 x i1> %0, <4 x float> <float 1.0, float 1.0, float 1.0, float 1.0>, <4 x float> zeroinitializer
|
|
ret <4 x float> %s
|
|
}
|
|
|
|
define arm_aapcs_vfpcc <4 x float> @fptosi_v4i1_v4f32(<4 x float> %src) {
|
|
; CHECK-LABEL: fptosi_v4i1_v4f32:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vmov.i32 q1, #0x0
|
|
; CHECK-NEXT: vmov.f32 q2, #1.000000e+00
|
|
; CHECK-NEXT: vcmp.f32 ne, q0, zr
|
|
; CHECK-NEXT: vpsel q0, q2, q1
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%0 = fptosi <4 x float> %src to <4 x i1>
|
|
%s = select <4 x i1> %0, <4 x float> <float 1.0, float 1.0, float 1.0, float 1.0>, <4 x float> zeroinitializer
|
|
ret <4 x float> %s
|
|
}
|
|
|
|
|
|
|
|
define arm_aapcs_vfpcc <8 x half> @uitofp_v8i1_v8f16(<8 x i16> %src) {
|
|
; CHECK-LABEL: uitofp_v8i1_v8f16:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vmov.i16 q1, #0x0
|
|
; CHECK-NEXT: vmov.i16 q2, #0x3c00
|
|
; CHECK-NEXT: vcmp.s16 gt, q0, zr
|
|
; CHECK-NEXT: vpsel q0, q2, q1
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%c = icmp sgt <8 x i16> %src, zeroinitializer
|
|
%0 = uitofp <8 x i1> %c to <8 x half>
|
|
ret <8 x half> %0
|
|
}
|
|
|
|
define arm_aapcs_vfpcc <8 x half> @sitofp_v8i1_v8f16(<8 x i16> %src) {
|
|
; CHECK-LABEL: sitofp_v8i1_v8f16:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vmov.i16 q1, #0x0
|
|
; CHECK-NEXT: vmov.i16 q2, #0xbc00
|
|
; CHECK-NEXT: vcmp.s16 gt, q0, zr
|
|
; CHECK-NEXT: vpsel q0, q2, q1
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%c = icmp sgt <8 x i16> %src, zeroinitializer
|
|
%0 = sitofp <8 x i1> %c to <8 x half>
|
|
ret <8 x half> %0
|
|
}
|
|
|
|
define arm_aapcs_vfpcc <8 x half> @fptoui_v8i1_v8f16(<8 x half> %src) {
|
|
; CHECK-LABEL: fptoui_v8i1_v8f16:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vmov.i32 q1, #0x0
|
|
; CHECK-NEXT: vmov.i16 q2, #0x3c00
|
|
; CHECK-NEXT: vcmp.f16 ne, q0, zr
|
|
; CHECK-NEXT: vpsel q0, q2, q1
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%0 = fptoui <8 x half> %src to <8 x i1>
|
|
%s = select <8 x i1> %0, <8 x half> <half 1.0, half 1.0, half 1.0, half 1.0, half 1.0, half 1.0, half 1.0, half 1.0>, <8 x half> zeroinitializer
|
|
ret <8 x half> %s
|
|
}
|
|
|
|
define arm_aapcs_vfpcc <8 x half> @fptosi_v8i1_v8f16(<8 x half> %src) {
|
|
; CHECK-LABEL: fptosi_v8i1_v8f16:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vmov.i32 q1, #0x0
|
|
; CHECK-NEXT: vmov.i16 q2, #0x3c00
|
|
; CHECK-NEXT: vcmp.f16 ne, q0, zr
|
|
; CHECK-NEXT: vpsel q0, q2, q1
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%0 = fptosi <8 x half> %src to <8 x i1>
|
|
%s = select <8 x i1> %0, <8 x half> <half 1.0, half 1.0, half 1.0, half 1.0, half 1.0, half 1.0, half 1.0, half 1.0>, <8 x half> zeroinitializer
|
|
ret <8 x half> %s
|
|
}
|