1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-22 12:33:33 +02:00
llvm-mirror/test/MC/ARM
Jim Grosbach 3075d28c15 Implement a few more binary encoding bits. Still very early stage proof-of-
concept level stuff at this point, but it is generally working for those
instructions that know how to map the operands.

This patch fills in the register operands for add/sub/or/etc instructions
and adds the conditional execution predicate encoding.

llvm-svn: 116112
2010-10-08 21:45:55 +00:00
..
arm_instructions.s
arm_word_directive.s
dg.exp
simple-encoding.ll Implement a few more binary encoding bits. Still very early stage proof-of- 2010-10-08 21:45:55 +00:00