mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-25 20:23:11 +01:00
4a2765406d
This patch implements amx programming model that discussed in llvm-dev (http://lists.llvm.org/pipermail/llvm-dev/2020-August/144302.html). Thank Hal for the good suggestion in the RA. The fast RA is not in the patch yet. This patch implemeted 7 components. 1. The c interface to end user. 2. The AMX intrinsics in LLVM IR. 3. Transform load/store <256 x i32> to AMX intrinsics or split the type into two <128 x i32>. 4. The Lowering from AMX intrinsics to AMX pseudo instruction. 5. Insert psuedo ldtilecfg and build the def-use between ldtilecfg to amx intruction. 6. The register allocation for tile register. 7. Morph AMX pseudo instruction to AMX real instruction. Change-Id: I935e1080916ffcb72af54c2c83faa8b2e97d5cb0 Differential Revision: https://reviews.llvm.org/D87981
108 lines
2.7 KiB
CMake
108 lines
2.7 KiB
CMake
add_llvm_component_group(X86 HAS_JIT)
|
|
|
|
set(LLVM_TARGET_DEFINITIONS X86.td)
|
|
|
|
tablegen(LLVM X86GenAsmMatcher.inc -gen-asm-matcher)
|
|
tablegen(LLVM X86GenAsmWriter.inc -gen-asm-writer)
|
|
tablegen(LLVM X86GenAsmWriter1.inc -gen-asm-writer -asmwriternum=1)
|
|
tablegen(LLVM X86GenCallingConv.inc -gen-callingconv)
|
|
tablegen(LLVM X86GenDAGISel.inc -gen-dag-isel)
|
|
tablegen(LLVM X86GenDisassemblerTables.inc -gen-disassembler)
|
|
tablegen(LLVM X86GenEVEX2VEXTables.inc -gen-x86-EVEX2VEX-tables)
|
|
tablegen(LLVM X86GenExegesis.inc -gen-exegesis)
|
|
tablegen(LLVM X86GenFastISel.inc -gen-fast-isel)
|
|
tablegen(LLVM X86GenGlobalISel.inc -gen-global-isel)
|
|
tablegen(LLVM X86GenInstrInfo.inc -gen-instr-info)
|
|
tablegen(LLVM X86GenRegisterBank.inc -gen-register-bank)
|
|
tablegen(LLVM X86GenRegisterInfo.inc -gen-register-info)
|
|
tablegen(LLVM X86GenSubtargetInfo.inc -gen-subtarget)
|
|
|
|
if (X86_GEN_FOLD_TABLES)
|
|
tablegen(LLVM X86GenFoldTables.inc -gen-x86-fold-tables)
|
|
endif()
|
|
|
|
add_public_tablegen_target(X86CommonTableGen)
|
|
|
|
set(sources
|
|
X86AsmPrinter.cpp
|
|
X86AvoidTrailingCall.cpp
|
|
X86CallFrameOptimization.cpp
|
|
X86CallingConv.cpp
|
|
X86CallLowering.cpp
|
|
X86CmovConversion.cpp
|
|
X86DomainReassignment.cpp
|
|
X86DiscriminateMemOps.cpp
|
|
X86LowerAMXType.cpp
|
|
X86TileConfig.cpp
|
|
X86PreTileConfig.cpp
|
|
X86ExpandPseudo.cpp
|
|
X86FastISel.cpp
|
|
X86FixupBWInsts.cpp
|
|
X86FixupLEAs.cpp
|
|
X86AvoidStoreForwardingBlocks.cpp
|
|
X86FixupSetCC.cpp
|
|
X86FlagsCopyLowering.cpp
|
|
X86FloatingPoint.cpp
|
|
X86FrameLowering.cpp
|
|
X86InstructionSelector.cpp
|
|
X86ISelDAGToDAG.cpp
|
|
X86ISelLowering.cpp
|
|
X86IndirectBranchTracking.cpp
|
|
X86IndirectThunks.cpp
|
|
X86InterleavedAccess.cpp
|
|
X86InsertPrefetch.cpp
|
|
X86InstCombineIntrinsic.cpp
|
|
X86InstrFMA3Info.cpp
|
|
X86InstrFoldTables.cpp
|
|
X86InstrInfo.cpp
|
|
X86EvexToVex.cpp
|
|
X86LegalizerInfo.cpp
|
|
X86LoadValueInjectionLoadHardening.cpp
|
|
X86LoadValueInjectionRetHardening.cpp
|
|
X86MCInstLower.cpp
|
|
X86MachineFunctionInfo.cpp
|
|
X86MacroFusion.cpp
|
|
X86OptimizeLEAs.cpp
|
|
X86PadShortFunction.cpp
|
|
X86PartialReduction.cpp
|
|
X86RegisterBankInfo.cpp
|
|
X86RegisterInfo.cpp
|
|
X86SelectionDAGInfo.cpp
|
|
X86ShuffleDecodeConstantPool.cpp
|
|
X86SpeculativeLoadHardening.cpp
|
|
X86SpeculativeExecutionSideEffectSuppression.cpp
|
|
X86Subtarget.cpp
|
|
X86TargetMachine.cpp
|
|
X86TargetObjectFile.cpp
|
|
X86TargetTransformInfo.cpp
|
|
X86VZeroUpper.cpp
|
|
X86WinAllocaExpander.cpp
|
|
X86WinEHState.cpp
|
|
X86InsertWait.cpp
|
|
)
|
|
|
|
add_llvm_target(X86CodeGen ${sources}
|
|
LINK_COMPONENTS
|
|
Analysis
|
|
AsmPrinter
|
|
CodeGen
|
|
Core
|
|
MC
|
|
SelectionDAG
|
|
Support
|
|
Target
|
|
X86Desc
|
|
X86Info
|
|
GlobalISel
|
|
ProfileData
|
|
CFGuard
|
|
|
|
ADD_TO_COMPONENT
|
|
X86
|
|
)
|
|
|
|
add_subdirectory(AsmParser)
|
|
add_subdirectory(Disassembler)
|
|
add_subdirectory(MCTargetDesc)
|
|
add_subdirectory(TargetInfo)
|